The design of front-end DC-DC converters of distributed power supply systems with improved efficiency and stability by Mweene, Loveday Haachitaba
The Design Of :Front-End DC-DC COllverters Of
Distributed Power Supply Systems With
Improved Efficiency And Stability
by
Loveday Haachitaba Mweene
B.Eng., University of Zambia, 1984
S.M., Massachusetts Institute of Technology, 1988
Submitted to the Department of
Electric~l Engineering and Computer Science
in Partial Fulfilllnent of the Requirements
for the Degree of
DOCTOR OF SCIENCE
at the
MASSACHUSETTS INSTITUTE OF TECHNOLOG)r
September 1992
@ ~AASSACHUSETTS INSTITUTE OF TECHNOLOGY, 1992
All Rights Reserved
Signature of Author__
Depart~e'itf~(Electrical Engineering and Computer Science
August 12, 1992
Prof. Martin F. Schlecht
Thesis Sllpervisor
Accepted by__---olc~'--<.---.l---'",-'---1--'.AI'.«.,£.../~'_---.jv~<~~--__-~~-- _
Prof. Campbell I;. Searle
Chairman, Departmental Committee on Graduate Stlldents
~CHUSfITSINSTntn!
OF TF~HNnl nny
'OC1' 30 1992
The Design Of Front-End DC-DC Converters Of
Distributed Power Supply Systems With
Improved Efficiency And Stability
by
Loveday Haachitaba M weene
Submitted to the Department of Electrical Ellgineering and Computer Science
on August 12, 1992 in pb.:::tial fulfillment of the requirements for the
Degree of Doctor of Sciel'.ce in Electrical Engineering
ABSTRACT
This the~is explores the design of front-end converters in the 1 kW to 1.5 kW power
range to be used in distributed power supply systems. The intent is to maximize
the efficiency, power density and the stability of the overall system.
The topologies used for these front-end converters are square-wave bridges switching
a.t frequencies in the sub-MHz range. The thesis starts by reviewing the switching
behavior of these bridges, paying particular attention to quantifying each significant
power loss mechanism. The thesis then shows how the operation of the bridges
can be modified to reduce the losseG due to the parasitic elements. To this end it
d~scribes phase-shifted PWM, a mode of operating the full bridge that allows the
recovery of most of the energy associated with the parasitic elements that would
otherwise be lost. A 1 kW, 500 kHz phase-shifted full-bridge front-elld converter
acconlmodating an input voltage range of 190-380 V and delivering a regulated bus
voltage of 40 V is presented that features improved efficiency over conventionally
operated full-bridges.
This front-end converter can be nlade even more efficient by splitting it into a
boost preregulator that converts the variable input voltage to a constant voltage of
390 V and a safetJ' i~4Jlated stage that converts this voltage without regulation to
a bus voltage of 40-50 V. The preregulator, which also functions as a power factor
corrector, has been described in a related thesis. The constant input and output
voltages of the isolation stage allow the use for it of a half-bridge topology operated
without an output inductor at a duty ratio of unity. This lllode of operation offers all
the advantages of a phase-shifted bridge plus the eliminat.ion of eveIl t.llose switching
losses that phase-shifted PWM could not remove. Two isolation stage prototypes
are presented, one using diode rectifiers, and the other with synchronous rectifiers.
These prototypes switch in the 125-250 kHz frequency range, and are about 95%
efficient at power densities of up to about 50 W /in3 • Together with the preregulator,
they form a front-end converter with an overall efficiency of 90%, fronl the ae, source
to the input of the point-of-load converters. This efficiency represents a halving of
the total losses typical in conventional systetns.
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Distributed power supply systems can become unstable due to interac.tions between
the negative low-frequency input resistance of the dc-dc converters and the filters
that must be used with them to attenuate switching currents. In conventional sys..
terns this stability probleln is solved at a cost to the efficiency and/or size of the
power supply. This thesis shows that the droop characteristic of the unregulated
isolation stage provides lossless damping that can be used to solve the stability
problem without degrading the other performance measures of the system.
Thesis Supervisor:
Title:
Dr. Martin F. Schl~cht
Associate Professor of Electrical Engineering
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Chapter 1
Front-End Converters for
Distributed Power Supply
Systerns
1.1 Objectives of the Thesis
Most electronic systems today use centralized power supplies. In these systems,
the ac-mains to de circuit level conversion is done at a central point, from which
power is distributed at the circuit level voltages to the various circuit boards. This
power supply architecture is shown in Fig. l.la. This method of powering electronic
systems has serious drawbacks. Because circuit level voltages are typically low
(±15 V, +5 V), and currents are high, the distribution bus is large in high power
sy8tems, and the supply as a whole is too big. If there is a failure in one part of a
centralized supply system, this typically brings down the whole system.
In recent years, distribut.ed power supply syst.ems have received a lot of at.tent.ion
as alternatives to centralized supplies. A distributed power supply system is illu,s-
trated in Fig. l.lb. It consists of a front-end converter which processes the mains
voltage to produce a de distribution bus voltage in the 50 V range. The bus voltage
is distributed to point-of-Ioad converters on the individual circuit boards which then
transform it to the required +5 V or ±15 V level.
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Figure 1.1: Centralized and distributed power supplies
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The advantages of the distributed power supply over a bulk system have been
frequently enumerated[l, 2, 5). Among them are the following. The high distribution
voltage compared to the working level voltages leads to reduced space, heat and dc
bussing requirements in comparison to the centralized supply. This improves tile
cost, reliability, maintainability and flexibility of the distributed supply. Strategic
redundancy can be built into vulnerable points, and idle modules can be powered
down. The power supply can take advantage of existing off-the shelf modules, and
the option of modular growth can be easily accommodated.
This thesis deals with the design of front-end converters that will perform their
task as efficiently and compactly as possible. The main functions of a front-end
converter are
1. to rectify the mains voltage
2. to convert the rectified voltage to the 50 V de bus
3. and to isolate the bus from the mains.
The most straightforward front-end converter is simply a rectifier and an isolated
buck converter stage, as shown in Fig. 1.2b. Front-end conYerters are standardly
built this way using PWM operated bridges. The biggest advantage of this approach
is its simplicity. One of its main shortcomings is the fact that the switching losses
of traditionally operated bridges become too great as the switching frequency is
increased. Allother is that the step-down stage has to maintain a constant output
voltage over a rather wide input voltage range, typically 3 to 1, and this, for 8. clown
converter, compromises the at.tainable efficiency.
This thesis is mainly concerned with making modifications to the operation and
topologies of standard bridges to relnove the power losses due to the energy stored in
parasitic circuit elements. But even with the switching losses elinlinated, the dele-
terious effects of the wide input voltage range, manifested in increased conduction
losses, still remain. This thesis therefore proposes a two-stage front-end converter,
illustrated in Fig. I.2b, to alleviate this problem. The input voltage is first raised
20
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Figure 1.2: Front-end converter architectures
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by a preregulator to a constant intermediate ~loltage, and then stepped down to
the bus voltage by 'an isolation stage. With this artifice the operation of regulating
the output voltage against input voltage changes is done at high voltage, where the
related conduction losses are lower. The total losses in the preregulator and the
isolation stage can be made less than those in the one stage converter. The con-
stancy of the input and output voltages of the isolation stage allow it to be a lJridge
converter modified to operate without switching losses (except for diode reverse re-
covery losses). It also allows this stage to operate open-loop, giving different control
characteristics than usual. Power factor correction can be added to the system to
improve the harmonic characteristics of the mains current, thereby allowing it to
draw the maximum power possible from the mains.
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1.2 Organization of the Thesis
The thesis is organized as follows. Chapter 2 lays the groundwork for the rest of the
thesis by discussing in detail the traditional operation of full-bridges. The switching
waveforms of the full bridge are presented, and the energy lost during the various
phases of the switching transitions is quantified. The analysis is done first for the
rather straightforward case of linear capacitors, and then with the nonlinearity of
the capacitors of the semiconductors accounted for, to improve the accuracy of the
results. Since most power design these days is done with linear capacitors, it is hoped
that the nonlinear treatment given here will aid those unfamiliar with the method
of analysis to understand it. This chapter highlights the disadvantageous featllres
of the traditional operation of the full-bridge that lower the achievable efficiency.
Chapter 3 presents phase-shifted pulse width modulation, or PS-PWM, a way
to operate the full-bridge to overcome most of the disadvantages of the traditional
opera.tion of the topology. As in ChaJ ,ter 2, a detailed description of the switching
transitions is given, for both linear anJ nonlinear capacitors., A section on the issues
important to the successful design of a phase-shifted full-br~,dge is included.
Chapter 4 describes a prototype phase-shifted bridge that was built and tested.
The design of the feedback regulator is described in detail, the prototype power
circuit is presented, and its performance given.
Chapter 5 discusses the shortcomings of phase shifted·PWM, and of the one-
stage front-end converter described in Chapter 3 and 4. It introduces the two-stage
front-end converter. The first stage of this alternative front-end convert.er architec-
ture, a preregulator that incorporates power factor correction and uses interleaving
techniques to improve performance, has been described by my co-worker, Brett
Miwa[17]. The second stage, a dc-to-dc transforlner based on the phase-shifted cir-
cuit that transforms the output of the preregulat<Jr to the bus voltage, is the subject
of Chapters 6 and 7.
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Chapter 6 describes the operation of the isolation stage. This stage recovers
all the energy in the parasitics of the circuit and therefore has no switching losses.
The switching transitions are analyzed for both linear and nonlinear capacitors.
Irl1portant design issues are discussed.
Chapter 7 describes two prototype isolation stages that were made, one with
diode rectifiers, the other with MOSFET synchronous rectifiers. The control circuit
is described in detail, and the performance of the prototypes presented.
Chapter 8 presents an analysis of the stability issue for front-end converters. It
is well-known that the the input impedance of converters is a negative resistance
at low frequencies. This negative resistance interacts with the input filters of the
converters in a way that can cause instability. The chapter reviews the stability
problem at the distribution bus, briefly discusses the shortcomings of conventional
solutions to the problem, and suggests a solution using the unregulated isolation
stage that has none of the usual disadvantages.
Chapter 9 contains conclusions and recommendations for future work.
1.3 Contributions of the Thesis
The contributions to the field of power Bupply design promised by this thesis are
t.he following. First, it hopes to teach to those unfamiliar with it, the analysis of the
switching transitions of the full- bridge taking into consideration the actual nonlinear
characteristics of the parasitic capacitors. It will analyze the phase-shifted PWM
operation of a full bridge, a control tec.hnique t.llat we helped to popularize. The
complete design of a 1 kW phase-shifted full-bridge front-end converter accepting
an input voltage in the range of 190-380 V and delivering a bus voltage of 40 V with
full regulation and safety isolation will be present.ed to demonst.rate the validity of
the new approach.
The thesis will then develop and present an improved front-end converter archi-
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tecture. It will show tllat if the bus voltage regulating function is separated from the
isolation function by using a preregulator followed by an open-loop isolation stage,
a system with higher efficiency than existing systems will be obtained for the same
or a better power density.
The t}lesis will show h~w the constancy of the output voltage of the preregulator
in the two-stage front-end converter has important implications for the design of the
isolation stage. It makes it possible to optimize the design of the isolation sta.ge,
making the unit very efficient. It makes possible the modification of the isolation
stage topology to eliminate even those losses which it has hitherto been impossible
to remove. It makes possible the design of a front-end converter witl. switching
losses only half what present day systems with the same power ratings achieve.
The thesis will show that with the proposed two-stage front-end converter, the
isolation stage should be operated open-loop. With open-loop control of the isolation
stage the dynamics of the two closed-loop systems, the preregulator and the point-
of-load converters, are isolated from each other, a circumstance which leads to better
system stability properties than in present systems.
24
Chapter 2
Bridge Converters Controlled by
Conventional Pulse Width
Modulation
The basic topologies for the front-end converters to be described in this thesis are un-
conventionally controlled half and full-bridges. This chapter analyzes the switching
behavior of these converters when operated by conventional pulse width modulation
control. This will aid in the understanding of the unconventional operation of these
topologies that will be described in subsequent chapters.
Two analyses will be done. The first one will consider all parasitic capacitors
to be linear, while the second one will take into consideration the fact that the
MOSFET and rectifier capacitors are nonlinear. The reason for presenting the
linear analysis is that the switclling waveforms for this case are described by simple
analytic expres&ions. The waveforms are easy to analyze and sketch. There is also
the reason that many engineers still do their design by approximat.ing the c.apacitors
as linear. The nonlinear analysis gives more accurate values for energies, charges,
etc., but the waveforms may not be amena.ble to an analytical description or easy
visualization. Nevertheless, the general behavior of t.hese waveforms with respect to
ringing and damping is similar to those for linear capacitors. The linear capacitor
analysis now follows.
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2.1 Analysis for Linear Capacitors
A circuit diagram of the full-bridge to be analyzed is shown in Fig. 2.1 together
with the gate-drive pattern for the MOSFETs. The MOSFET parasitic capacitors
are assumed to be all equal, as are the rectifier parasitic capacitors, i.e., 0 1 = O2 =
Cs = 0 4 = C; Rnd CD! = CD2 = CD, = eDt = CD. The MOSFE'rs are ttlrned on
and off in pairs, QI and Q3 together, then Q2 and Q4 together. The DT interval of
operation, defined as the time for which the secondary volta.ge is ~ = (N./Np)~,
occurs when either Q1 and Q3' or Q2 and Q4' are on. The D'T interval of operation,
defined to be the time 'Jf"hen ~ ~ 0, because all the diodes are off, is obtained by
keeping all the MOSFETs off.
2.1.1 Constant Current Charge and Discharge of
Capacitors
The waveforms for a complete switching sequence from the conduction of the Q]-
Qa MOSFET pair to that of the Q2-Q4 pair are shown in Fig. 2.2. This switching
sequence will now be analyzed in detail. The analysis begins when Ql and Q3,
previously on, are turned off at time t l • The equivalent converter circuit for this
interval is shown in Fig. 2.3a. The primary current ip begins to discharge the
capacitor GA = 0 1 +O2 at node A and the rectifier capacitors CD2 and CD4 , and
to charge the capacitor as = 03 +04 at node B, decreasing the voltage across the
transformer. Capacitors CA and Os are effectively in series, and the load current
divides between the MOSFET, the transformer and the rectifier capacitors, as shown
in Fig. 2.3b, where the equivalent circuit is referred to the primary side. However, for
typical component values, the current required to discharge the rec.tifier capacitors
is negligible. For example, in a 1 kW system with a 50 V, 20 A output, the rectifier
capacitors might typically be 300 pF each, and the time required to discharge them
from 50 V to zero is on the order of 50 ns. The charging current is then i CD3 =
iCD4 = CD dVCD/dt = 0.3 A, which is very small in comparison with the rated load
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Figure 2.1: Full-bridge converter. (a) Circuit schematic. (b) Gate drive and trans-
former voltages.
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Figure 2.2: Switching waveforms of the pulse width modulated full-bridge
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Figure 2.3: Constant current charge and discharge of MOSFET capacitors. (a)
Topological state of converter. (b) Corresponding incremental cil"euit
29
current. The current charging and discharging the MOSFET capacitors is therefore
essentially the full load current. The voltages at ..4 and B are then
1 (2.1)VA = lti - -1 t
• GA P
1 (2.2)VB = CB Ipt
where lp = 1m + ILP, and is the amplitude of i p , the primary current, 1m is the
amplitude of i M , the magnetizing current of the transformer, and 1LP = (N.~ / Np )1L
is the load current reflected to the primary. Th~ magnetizing CU:frent stays at 1m
because this transition is a very emall fraction of the switching cycle. The voltages
VA and VB are shown in Fig. 2.2 between t 1 and t 2 •
2.1.2 Ring of Leakage Inductance lVith MOSFET
Capacitors
The constant current charging phase ends at t 2 when the rectifier capacitors CD2
and GDt are fully discharged, and the voltage across the transformer is zero, i.e.,
when VA = VB = ~/2. At this instant D2 and D4 also turn on and the output
inductor current can How directly through D1-D2 and Da-D4 • The magnetizing
current of the transformer commutates to the QutPllt diodes. The transformer is
effectively shorted, and Lp now rings with Cp = (01 II O2 in series with 0 3 II 0 4 ).
The equivalent circuit is shown in Figs. 2.4a and b. The undamped ringing equations
are
where
1p = (1m + I LP ) cos wnt
VA -- i -(1m +hph/L,p/CPCoswnt
VB i + (1m -+- hp) VL,p/Cp coswnt
1
Wn = ----;::::==
VL,pCp
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(2.3)
(2.4)
(2.5)
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Figure 2.4: Ring of leakage in,luctance and MOSFET capacitors after the constant
current capacitor charging phase. (a) Topological state of converter. (b) Corre-
sponding incremental circuit.
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Figure 2.5~ Circuit for the lossy ring of the leakage inducta.nce and MOSFET ca-
pacitors.
For all but 81nallloads, there is typically enough initial energy in the leakage induc-
tance to ring VA and VB to the rails:
(2.6)
The ring transfers energy from the leakage inductance to the capacitors. When the
voltage ring reaches the rails at ta, i.e., when VA = 0, and VB = Vin, the antiparallel
diodes Dq2 and Dq• of the MOSFETs turn on and clamp the voltages VA and VB
respectively.
2.1.3 RaDlp of Primary Current
The input voltage (minus the diode drops) now a.ppears across the leakage induc-
tance, ramping the primary current down to zero at t 4 , and returning what remains
of the inductor energy back to the source. The waveforms for the ring and ramp
switching phase are shown in Fig. 2.4c. The process of discharging the leakage induc-
tance from its current at the beginning of the switching cycle to zero is completely
lossiess.
2.1.4 Lossy Ring of Leakage Inductance and MOSFET
Capacitors
As soon 8S ip = 0 at t 4 , the antiparallel diodes turn off. Another ring ensues
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(2.7)
(2.8)
(2.9)
between the leakage inductance and the MOSFET capacitors. The ringing circuit
is shown in Fig. 2.5, and during this interval, i p , VA and VB are &8 shown between
t 4 and ts is Fig. 2.2. This ring is damped by the circuit '8 resistance. The circuit
goes to a rest I.osition with ip = 0t VA = VB = V./2 and with iM circulating in
the magnetizing inductance and the ideal transformer. This is the D'T interval of
operation. The equations for the ring are
VA - i {1 - e-mf(coswpt +K1 sinwpt)}
VB = i {1 +e-mf(C08Wpt +K1 sinwpt)}
v. K -mt· ttp - -2 2 e SIDWp
where
m
-
~ (2.10)2L,p
wp -
1 R: J 1 2 (2.11 )CpL,p - 4Lfp = CpL,p - m
K1
m (2.12)
-
wp
K2 - CB (:: +WP) (2.13)
The frequency W p of the damped ring is in fact the same as that of the ring in
Section 2.1.2; but there we preferred to approximate it by the natura.l frequency (i.e.,
that of the undamped ring), W n , because the ring went only 8. fraction of a cycle,
during which the time error is negligible if W n is used instead of wp • The damped
waveforms are graphed in Fig. 2.5c. The total energy lost when the ring decays is
the sum of the energy lost in charging and discharging C'A and G'B, respectively.
The energy lost in charging CA from 0 to \Ii /2 is
(2.14)
The energy lost in discharging Os from V. to 'ti/2 is shown in Section A.6 to be
(2.15)
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Since CA = 0 1 +O2 = Os =0 3 +0 4 = 20, the total energy lost is
(2.16)
(2.17)
2.1.& Lossy Torn-On of MOSFETs
To start the next half-cycle of operation, Q2 and Q4 are turned on at ts- The
equivalent circuit for this time interval is shown in Figs. 2.6a and bit The voltages
across Q2 and Q4 collapse, leaving the input voltage across the leakage inductance.
The p~imary current goes from 0 toward -ILP = (Np/Ns)IL • The secondary cur..
rent commutate! from the Dt-trans{ormer secondafy-Ds path to the D2-tran8{ormer
lecondary-D4 path. While the primary current remains le!a than Ip, the voltage
acrols the ideal transformer Itays at zero because the output current must be eh&red
by the D1-D2 and D3-D4 paths.
There are two 1088 mechanism associated with this part of the switching cycle.
The first one is that as the MOSFETs turn on, all the energy stored in C'2 and 0 4
is dissipated through the channel resistances of the respective MOSFETs. For leach
capacitor, this energy is
1 (It;)2Ed· = Eo := Ec = -0 --!.I" 2 t 2 2 (2.18)
The capacitors 0 1 and 0 3 are charged from lIi/2 to lti dissipatively. The energy lost
during this process can be found using the method of Appendix A to be
E E Ie' (lIi)201 = C3 = '2 7:
The total energy lost for all four capacitors is therefore
( ~)2E'o,t = 2G 2"
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(2.19)
(2.20)
A<8>
81
'----+- 82
+
(b)
B
Figure 2.6: Lossy turn-on of MOSFETs. (a) Topological state of converter. (b)
Corresponding incremental circuit.
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tFigure 2.7: Load-dependent MOSFET turn-on losses.
The second 10s8 mechanism is due to the fact that the current ip in the MOSFETs
turning on is rising while their drain-source voltage is falling from lti to zero. The
simultaneous non-zero MOSFET voltage and current give rise to load..dependent
MOSFET losses. A simplified sketch of the MOSFET turn-on waveforms is given in
Fig. 2.7. The voltage VDS across the MOSFET is assumed to fall linearly at a rate
determined by the magnitude of the gate-drive current. In that case the primary
current is quadratic:
.. ltit2
~p = "'DB =-----2L,p (t" - ta)
where tb - ta is the fall time of VDS as shown in Fig. 2.7.
(2.21)
If Lip is small, the commutation of the current ends before vDS reaches zero. If
the cOlnmutation ends at td < tb (with td evaluated from (2.21)), the energy lost
during the quadratic rise is
(2.22)
The turn-off ring of the output rectifiers therefore starts before the entire input
voltage has appeared across the transformer. The additional energy lost while ip is
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constant at -ILP and VDS falls the rest of the way is
E = hPVDS{t" - td)
2
(2.23)
If Lip is large, the current will not have reached -ILP by the time VDS has fallen
to zero. In that case, td = tb, and the energy lost during the quadratic rise of the
current is just
E = lJi2{t" - ta )2 (2.24)
48L,p
After VDS has reached zero, ip ramps the rest of the way to -ILP at the rate ~/Lip.
No energy is lost wllile the curren~ is ramping.
2.1.6 Lossy Ring of Leakage Inductance and Rectifier
Capacitors
When the commutation of the primary current is complete at t T, whether before
VDS has fallen to zero or not, the input voltage rings through the leakage inductance
and 0, = OD l +OD2' the parasitic capacitors of the rectifiers that are turning off.
The incremental model for this ring referred to the secondary is given in Fig. 2.8b ..
For the case where the commutation ends when or after VDS reaches zero, the equa-
tions for the ring are
where
Vc{t) - ~ {I - e-qt (cos wd,t +K 4 sin Wdet)}
is(t) - - ~e-flt {Ks +Ka sin wd,t}
R
q - 2L
"
- V_I _q2Wd. - L"es
q
w,
w,
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(2.25)
(2.26)
(2.27)
(2.28)
(2.29)
(2.30)
(2.31 )
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Figure 2.8: Ringing circuit for leakage inductance and rectifier capacitors. (a) Topo-
logical state of converter (b) Corresponding incremental circuit. (c) Corresponding
waveforms.
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Both vc(t) and is(t) are damped sinusoids. These waveforms are graphed in Fig. 2.8c.
The energy dissipated per capacitor when the ring decays to zero is
(2.32)
2.2 Analysis for Nonlinear Capacitors
A more accurate analysis of the switching behavior of the full bridge is obtained
if the nonlinearity of the paruitic capacitors associated with tile semiconductor
devices is accounted for. This will now be done, with the emphasis on computing
the switching losses of the circuit. The exact shapes of the waveforms are secondary,
being approximately the same as those for the linear capacitor case. The MOSFET
and diode capacitors have a value that is inversely proportional to the square root
of the voltage across them:
G = Go JV:V;;;; (2.33)
where Co is the value of C at the reference voltage Yo. Co and Vo are given in
MOSFET data sheets. Appendix A outlines one method by which to solve circuits
in which the nonlinear capacitors appear, and also gives importa.nt results like the
energy and charge stored in the capacitors when there is a given voltage across them,
etc. The results of Appendix A are necessary to understand the sections tha.t follow.
2.2.1 Constant Current Charge of Capacitors
When Ql and Q3 are turned off to start the switching transition, the nonlinear
MOSFET capacitors are charged and discharg~d losslessly to ~n/2 by i p as before.
CD2 and eDt are also discharged losslessly as before.
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2.2.2 Ring of Leakage Inductance 'With MOSFET
Capacitors
When VA = VJJ = ~/2, the primary current rings the leakage inductance with the
capacitors. The amplitude ave of the ring will, &s be;ore, typically exceed l';/2.
When VA = 0 and VB = v;., the antiparallel diodes DQ, and DQ• clamp the voltages,
&I before. The amplitude of the ring is determined from the incremental circuit of
Fig. 2.4 from energy balance considerations, as outlined in Appendix A. The net
change in the energy in all the elements of the circuit is zero, i.e.,
(2.34)
Because only a fraction of a cycle is being considered, the energy dissipated in the
circuit'8 resistance is neglected. The energy changes are
I1EYi -
-
L1EL" -
dEcl -
J),.EC2 -
lti (8QC l +AQo.)
2Cr lti!i {J,....--(~-+a-v) +J(~ -~v) -2~}
~LI. {i~1 - I;}
~EC3 = ~CryV; { (~ + ~v) 3/2 _ (~) 3/2}
~Ec. = ~Cr~ { (i - ~v)3/2 - (i) 3/2}
(2.35)
(2.36)
(2.37)
(2.38)
where av = ~ = \t" is the amplitude of the ring at node A or B. Typica.lly, at
high load, av > ~/2, 80 that VA and VB get clamped at 0 and ~ 8S described. in
Section 2.1.2 for linear capacitors. Substituting (2.35) through (2.38) in (2.34) does
not produce a simple expression, but it is instructive to see what energy in Lip gives
dv = lti/2. In this case the final current is zero. Assuming also that ~ = Vi, (2.34)
becomes
1 2AEL,p = - '2 Lrplp = ~EVi - (~ECI +AEc2 +~Ec] +AEc.)
- -0.8280,. l'i2 -- O.390G,.l'i2
1 2 2
'2 Liplp - 1.22Cr lti
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(2.39)
(2.40)
(2.41)
If the capacitors were linear with the value 0 = C,.(~ ~ ~), and with dv =
Vt/2, then
6.EVi - Vi (aQc1 +AQct ) = 0
aEcl = AEcJ = ~Cr {~2 - (if}
aEc" = aEc. - ~Cr {o - (if}
(2.42)
(2.43)
(2.44)
Therefore,
(2.45)
2.2.3 RaDlp of PrilDary Current
The ramp of the primary current and the transfer of the remaining leakage induc-
tance energy back to the lource is exactly the same as before.
2.2.4 Lossy Ring of Leakage Inductance and MOSFE'l'
Capacitors
As soon as ip :::. 0, the leakage inductance rings with the MOSFET capacitors.
The undamped amplitude of this ring is Vi. The initial conditions for the ring
are, as in Section 2.1.4, ip = 0, VOl = VCs = 0, and V02 = Ve. = ~. The final
conditions are ip = 0, and VOl = VC2 = vo! = vo. = ~/2. The energy lost in the
ring can be determined by using these illitial and final conditions in (2.35) through
(2.38), and using the energy balance equation (2.34) with the dissipation term LlEn
added to its right-hand side. But this energy has in fact been already deterillined. In
Section 2.2.2, the leakage inductance energy required to just ring VA and VB through
~/2 was determined and given by (2.41) as
(2.46)
This is also the dissipated energy, because in this case, the inductor current being
zero at the end of the ring, none of the inductor energy is returned to the Bource.
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The two rings that were separated by the ramping phase become one, and all the
inductor energy is lost.
2.2.5 Lossy Turn-On of MOSFETs
When Q2 and Q4 are turned on to end the D' interval of operation, the energies in O2
and 0 4 are dissipated through the channel resistances of the respective IvIOSFETs.
Capacitors 0 1 and C3 are charged from l'i/2 to lti dissipatively through the channel
resistances of Q2 and Q4' respectively. Using the equivalent circuit of Fig. 2.6b, the
energy aEYt, supplied by the source to the left-hand side of the circuit (i.e., the
Bubcircuit comprising 0 1, C2 and ~, of Q2), the energy Edl dissipated in charging
0 1 , and the energy Ed2 dissipated in discharging O2 , hIe, assuming ~ = 'Vi,
~EViI - l-'iAQCl = 2ViO"VVr (~ -I¥-) =: 0.5860" Vi2 (2.47)
Ed1 - AEv-;, - AEcl (2.48)
2 JV: {3/2 (~)3/2} 2 (2.49)
- AEl'i, - 3"0" 11;. Vi - 2" = 0.1550" Vi
2 { (l!;) 3/2}
Ed2 - -ti.Ec, = -i..JV,. 0 - 2' = 0.2360,,~2 (2.50)
The same energy is dissipated in the right-hand side of the bridge. The total dissi...
pated energy is therefore
(2.51)
If the capacitors were linear with value Or, the energy lost, using the results of
Appendix A, would be
1e (Vi)2 or 2Ediu = 4 X '2 " 2 = 0.5 r Vi
" Again the energy dissipated is greater witl1 nonlinear capacitors.
(2.52)
ASBUmil1g again that at MOSFET turn...on, the drain...source voltages change
linearly, the load-dependent losses are still given by the expressions of Section 2.1.5.
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2.2.6 Lossy Ring of Leakage Inductance \¥ith Rectifier
Capacitors
The analysis of the ring of the leakage inductance with nonlinear capacitors is done
with the aid of Fig. 2.8. Following energy bal8J1Ce solution procedures again,
(2.53)
The peak amplitude ~ of the capacitor voltage ring is derived ill Appendix A aD
(2.54)
and the energy dissipated when the ring has decayed completely is obtained by
noting that the initial and final capacitor voltages are 0 and ~~, while the initial and
final inductor currents are zero. Then
(2.55)
with
t1.Ev• - ~ {Qcs(oo) - Qcs(U)}
- 2~CrVV;JV,
8ELh - 0
/lEas - ~C .;v:V3/ 23 r r.
(2.56)
(2.57)
(2.58)
If l'; = ~
(2.59)
whic,h is twice the energy stored in the CaIJRcitor.
12.3 Switching Analysis of Half-Bridge
The half-bridge primary topology is shown in Fig. 2.9, and is equivalent to the
full-bridge. The transformer primary voltage is only half that in the full-bridge, so
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Figure 2.9: Half-bridge topology
tIle turns-ratio Np/Ns is half that in the full-bridge for the same output voltage. If
each MOSFET in the half-bridge has half the on-resistance of its counterpart in the
full-bridge, i.e., two of the MOSFETs used at each position in the full-bridge are
used in the half-bridge for Q4 or Q2" then the conduction losses in the primaries
of the two topologies are equal. The amplitude of the voltage ring (neglecting the
effect of iM) is the same if the value of L,p remains the same. The ring of CB and
LJp is then at half the frequency of the corresponding ring in the full-bridge.
2.4 Summary of Switching Losses
In summary, switching losses in the half and full-bridge topologies with con'ventional
PWM control are due to the following mechanisms:
1. the parasitic capacitor(s) of the MOSFET(s) turning on is (are) discharged
dissipatively; the other MOSFET capacitor(s) is (are) charged dissipatively;
2. the MOSFETs suffer load-dependent losses during turn-on because their drain
current and drain-source voltage are simultaneously non-zero;
3. and the rectifier capacitors are charged dissipatively.
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Quite apart from the switching loss, there is a further, and in most cases more
serious, penalty connected with the ring of the rectifier capacitors and the leakage
inductance. Because of this ring, the rectifiers (with nonlinear capacitors) must
as shown in Appendix A, be rated to withstand 3~ although their final off..state
voltage is only V.. As the on-state voltage and reverse recovery time of rectifiers
are proportional to their reverse breakdown voltage, tlle ring leads to increased
conduction and reverse recovery losses. This ring is the reason why the fuU.. bridge
rectifier circuit so far considered would be used instead of the half-bridge circuit,
which has only half the rectifiers in each conduction path but has twice the off.. state
voltage and rings to 6~. Typically, snubbers are used to limit the peak off-state
voltage seen by the rectifiers; this important issue will be treated in more detail in
Chapter 3.
2.5 Other Losses
The other losses in the circuit arise from MOSFET gate drive and conduction,
output rectifier conduction and reverse recovery. We now consider these losses in
detail.
2.5.1 MOSFET Gate-Drive and Conduction Losses
A certain amount of charge Qg must be put into the gate capacitor to charge
it up to the level needed to turn the MOSFET on. This charge, Qg, is a function
of the gate-source voltage t VGS, and the drain-source voltage VDS, and can be read
from the manufacturer's data sheet for the MOSFET. The power consulnption of
the gate at the driving voltage Vg• and the switching frequency III is
(2.60)
The gate-drive circuit will consume an amount of power related to its characteristics,
but which can frequently be expected to at least equal that consumed by the gate.
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Figure 2.10: Current waveforms in the conventionally operated full bridge. (a)
Primary current. (b) and (c) rectifier currents.
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Neglecting the details of the switching, the primary current hal the shape shown
in Fig. 2.10a. The mean of the square of this current is:
(2.61)
The total primary conduction losses are therefore
(2.62)
where ~. is the on-state resistance of one MOSFET.
2.5.2 Output Rectifier Losses
The current in each of the output rectifiers has the approximate waveform shown in
Fig. 2.10b or c. The forward rectifier losses are due to two mechanisms. The junction
voltage drop VI, which is approximately constant, causes a po\ver lOBS proportional
to the average current <1>= IL/2. The forward resistance R1 of each diode causes
a power 1088 proportional to the rIDS current
(2.63)
The total conduction losses are therefore
(2.64)
Except at very high currents, the diode loss is dominated by the term due to the
junction drop. Each rectifier also experiences reverse recovery losses approximately
equal to
(2.65 )
where It;. is the off-state rectifier voltage, I r,. is the peak reverse recovery currellt, and
t,.,. is the reverse recovery time. This loss mechanism also applies to high voltage
Schottky diodes. Schottky diodes also have a significant reverse current, which
causes a power 1088 e~ual to
(2.66)
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,Ql- Q4 IRFP460
C1 - 0 4 480 pF @ 25 V
L,p 2 pH
Dt - D4 MBRI0100
eD1 - GD4 400 pF @ 80 V
Np/Ns 4.5
--
IComponent IValue
Table 2.1: Component values for loss example
where I r is the reverse current and Dd is the forward conduction duty ratio of the
diode. The reverse current of bipolar rectifiers is negligible.
2s5.3 Po'Wer TransforRler Losses
The losses in transformers are divided between core and copper losses. The cores
losses can be estimated {rom manufacturers' data sheets. One method of computing
copper losses is given in Appendix C. A well-designed transformer for a converter
in the 1 kW to 1.5 kW range will dissipate about 1-1.5% of the rated power in the
250-500 kHz switching frequency range.
2.6 A Loss Example
As an illustration of the switching losses to be expected, consider a 1 kW full-bridge
with an input voltage of 190-380 V, an output voltage of 40 V and a basic switching
frequency of 500 kHz. The component values for this bridge might typically be as
showl1 in Fig. 2.1.
At full power, the output current is /£=25 A; and with the Inagnetizing current
neglected, the primary current is 5.6 A. The various losses in this circuit at fa =
500 kHz (1 MHz output ripple) at Vi = 380 V and D ~ 0.5 are shown in Fig 2.2.
The first three loss mechanisms in the table are peculiar to a conventional PWM
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IL088 Element IL08s (W) I
MOSFET turn-off: G1 - G4 10
MOSFET turn-on: at - 0 4 7
MOSFET turn-on: load-dependent 8
Rectifier turn-off: GD• - CDc 7
MOSFET gate drive 3
MOSFET conduction 17
Rectifier Conduction 50
Table 2.2: Losses in 1 kW converter at fa=500 kHz
drive, and cause 25 W of losses. They can be eliminated by operating the bridge
with phase-shifted PWM, the subject of the next cllapter.
2.7 Summary
This chapter has analyzed the switching behavior of the full-bridge and half..bridge
converters operated by three-sta.te, or conventional PWM. With this mode of op-
eration, the parasitic MOSFET drain-source capacitors are charged and discharged
dissipatively each switching cycle. In addition, the rectifier capacitors are charged
dissipatively. The rectifiers also suffer peak off-state voltages twice (or three times,
if the capacitors are nonlinear) their final voltage, requiring tb.e use of higher rated,
and therefore less efficient devices. For these reasons, this conventional PWM oper-
ation of the bridges will not give adequate efficiency at higher frequencies.
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Chapter 3
The Full-Bridge Controlled by
Phase-Shifted Pulse Width
Modulation
This chapter describes the phase-shifted PWM (PS-PWM) operation of the full-
bridge. It explains the theory of phase-shifted PWM and discusses the design issues
that are important for the successful utilization of this drive nlethod.
3.1 Introduction
The previous chapter showed how the parasitic reactive elements of square..wave
bridge converters limit their frequency of operation due to excessive switching losses ..
For these converters, the dominant parasitic elements are the transformer's leakage
inductance, the MOSFETs' input and output capacitors, and the rectifiers' junction
capacitors.
Of these three groups of parasitic elements, the leakage inductance does not, as
we saw, result ~n a direct switching loss. The double-ended nature of the bridge
topologies instead allows the leakage energy to be returned to the input. It is only
important that the circulated leakage energy be made a small fraction (e.g. less than
10%) of the total energy delivered to the load each cycle. Doing 80 avoids excessive
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Figure 3.1: Circuit schematic of the full-bridge converter.
current stress for the MOSFETs.
In contrast, the energy stored in the parasitic capacitors is dissipated each cycle,
contributing to the switching losses. As we saw, for a standard full-bridge converter
operating a.t 500 kHz at the 1 kW power level, the rectifier capacitors cause a
significant but tolerable amount of dissipation (about 0.7% of the output power).
However, losses due to the MOSFET capacitors (an additional 1.7%) are rather
high. Furthermore, since a MOSFET that is turning on first picks up Borne or all
of the load current before its voltage collapses, significant switching losses (about
0.8%) occur through this mechanism, as well.
3.2 Phase-Shifted Pulse Width Modulation
The full-bridge converter is shown in Fig. 3.1. Phase-shifted PWM is a gate-
drive pattern that, in this topology, permits the full recovery of the MOSFETs'
output capacitive energy, and also gives zero-voltage switching of the MOSFETs. It
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was originally used in [6] to measure transformer IOB8es. We and other independent
worker8[8, 10] recognized its potential for improving the efficiency of full-bridge
converters, and developed it.
The phase-sllifted PWM gate-drive pattern for the full-bridge is shown in Fig. 3.2.
Conventional PWM is also shown for purposes of comparison. As can be seen from
the figure, all four MOSFETI are driven with a 50% duty ratio in the phase-shifted
PWM control scheme. The drives for Ql and Q2 are opposite square-waves, with a
sufficient dead time at each transition to permit the lossless charge and discharge
of node A to be effected as will be explained later. The drives for Qa and Q4 are
also opposite square..waves with dead times to allow node B to rjng, as will be ex-
plained. To control the duty ratio of the bridge, the drives for the left and right
legs are simply shifted in time with respect to one another. If the two drive! are
180 degrees out-of-phase, meaning either Ql and Qa or Q2 and Q4 are on together,
the duty ratio is 100%. If the drives are in phase, i.e., Ql and Q4 or Q2 and Q3
are on together, the duty-ratio is zero. If the details of the switching transitions are
neglected, the ideal waveforms of a phase-shifted full-bridge over a switching cycle
are as shown in Fig. 3.3. The waveforms shown are for a duty ratio of 50%.
3.3 Switching Analysis for Linear Capacitors
The detailed behavior of the bridge during switching will now examined, in order to
explain the zero-voltage switching and parasitic element energy recovery features of
phase-shifted PWM. As in Chapter 2, the analysis will first assume linear MOSFET
capacitors, and then take into consideration the square-root nonlinearity of the
actual device parasitic capacitors.
3.3.1 Constant Current Charge and Discharge of
Capacitors
The waveforms for a complete 8\vitching sequence that takes the full-bridge from
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Figure 3.2: Conventional and phase-shifted PWM compared. (a) Gate drives for
conventional PWM. (b) Gate drives for phase-shifted PWM. (c) Transformer pri-
mary voltage corresponding to both drive patterns.
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Figure 3.3: Voltage and current waveforms in a phase-shifted full-bridge.
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Figure 3.4: Switching waveforms in a phase-shifted bridge.
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the conduction of the QI-Q3 MOSFET pair to that of the Q2-Q4 pair are shown in
Fig. 3.4. The variables in tltis and subsequent figures have the meanings assigned
them in Chapter 2. For simplicity, the waveform for the primary current i p igrlores
the magnetizing current. The deiailed analysis of this switching sequence 18 8,8
follows.
Referring to Figs. 3.1, 3.4 and 3.5, prior to time t I , Ql and Q3 are on. At t1, Ql
is turned off, and the load and magnetizing current that had been flowing through
Ql '8 channel commutate to the parasitic capacitance of node A. This capacitance
comprises C,A = 0 1 +O2 , the incremental parallel combination of the output ca-
pacitors of Ql and Q2, the transformer's capacitance OT, and the reflected junction
capacitors GD2 and CDt of the two off-state rectifiers, D2 and D3 • In the same way
as for the conventional PWM case, the current discharges these combined capacitors
until VA reaches the bottom rail, where it is clamped by the antiparallel diode of
Q2 at t 2 • The voltage at A (using the variable definitions of Chapter 2) during the
transition is
(3.1)
The equivalent circuit is shown in Fig. 3.5. This phase of operation differs from
its counterpart in the conventionally controlled bridge in that here only node A is
involved in the transition; VB stays at zero because Q3 remains on. Therefore, node
A is discharged all the way to ground. As long 8S the negative gate drive for Ql
is strong enough to avoid the Miller effect, this transition is completely I08s1es8.
Fortunately, the parasitic capacitance at node A acts as a turn-off snubber to make
this condition easy to achieve.
3.3.2 Freewheeling Interval
The D'T period of operation starts when VA and VS2 reach zero. 'fhe reflected load
current and the magnetizing current continue to flow on the primary side, circulating
in Q2, the transformer and Q3. At the beginning of the freewheeling interval th'e
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Figure 3.5: Constant current discharge of node A.
57
load current on the secondary side is all flowing in the D1-trans{ormer-Ds path.
The commutation of the current to the D2-transformer-D4 path is slight because
the voltage across the leakage inductance, which drives it, is close to zero. More will
be said about this issue in Section 3.5.4.
At any time ts during the freewheeling period, Q2 can be turned on losslessly
with zero volts acrols it. It is only necessary to make sure the turn-on of Q2 is
sufficiently delayed with respect to the turn-off of Ql to avoid disrupting the l08sles8
discharge of node A.
3.3.3 Ring of Leakage Inductance and CB
At the end of the freewheeling period at t4, Q3 is turned off, and the current
flowing in the primary winding commutate! to the parasitic capacitance of node B
according to the incremental circuit of Fig. 3.6b. The capacitance at B is the parallel
combination of the capacitors from Q3, Q4, and the transformer. The voltage ~cr088
all the rectifiers is near zero, since they are all on, 80 that the voltage at B is all
across the leakage inductance. An oscillation between the leakage inductance and
the parasitic capacitance at node B begins. If this oscillation were left to decay,
both the final capacitor voltage and tIle final leakage inductance current would be
zero. The magnetizing current does not change appreciably during this ring because
its duration is very short.
The capacitor voltage starts at zero and the inductor current (negll~cting the
comml1tation that occurred during the freewheeling period) starts at I p = I LP + 1m •
The amplitude of the undamped current ring is therefore 1m +ILP , and the amplit.ude
of the undamped voltage ring is
The ringing equations are
lp = (ILP +1m ) cos wt
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(3.2)
(3.3)
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Figure 3.6: Ring of leakage inductance and Cs when Q3 is turned off. (a) Topological
state of converter. (b) Corresponding incremental ringing circuit. (c) Corresponding
waveforms.
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(3.4)
where
1
w = VL,IcC
B
(3.5)
The ring commutates the current from the D1-Da to the D2.. D4 rectifi~r path. This
commutation is the reason why the voltage across all the rectifiers during the ring
is zero and therefore why the rectifier capacitors do not appear in the incremental
circuit. By proper component selection, the amplitude ltb of the ring can be made
larger than the input voltage (i.e., ltb > ~), 80 that the oscillation drives node B to
the top rail.
3.3.4 Ramp of Primary Current
The antiparallel diode of Q4 then turns on at t& and clamps the node B voltage,
driving the primary (or leakage inductance) current toward zero and then negative.
During this clamping interval, Q4 can be turned on at ta at zero volts with no
switching losses.
Once MOSFETs Q2 and Q3 are on, the transformer voltage is held at - Vi,
regardless of the direction of the current. This negative voltage drives to completion
the commutation of the secondary current from rectifiers D1-D4 to D2-Ds. The
commutation ends when ip = -(ILP - 1m ).
As long as 1m is less than I LP , the transition proceeds as described .. When, at
light loads, 1m is greater than I LP , however, the transition follows the prescribed
oscillation only until the current reaches 1m - ILP, at which point rectifiers D1-D3
turn off and the secondary c~rrent is held constant by the output inductor. From
t.hat point on, the current charging the parasitic capacitor at node B is fixed at
i p = 1m - I LP •
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3.3.5 Lossy Ring of Leakage Inductance and Rectifier
Capacitors
The last phase of the switching transition is identical to its counterpart for conven..
tional PWM operation. When the commutation of the primary current to the D2-D4
path ill complete, the input voltage rings the leakage inductance with the capaci-
tors of D1 and Ds. The details of this switching phase were given in Sections 2.1.6
and 2.2.6.
3.3.6 S\¥itching Sequence for Other Half Period
The switching sequence in the second half of the period follows the reverse order of
the sequence in the first half. First, Q2 is turned off to let node A charge to the top
rail, and Ql is turned on during the freewheeling period. Then Q4 is turned off, the
voltage at node B rings to the bottom rail, and Qs is turned on during the clamping
interval. ThuB at no time is a MOSFET turned on or off with a non-zero voltage
across it. The primary current over half a full period, neglecting the effects at the
transitions just described, but including the magnetizing current is as in Fig. 3.7.
3.4 Phase-Shifted and Conventional PWM
Switching Loss Comparison
A comparison of conventional and phase..shifted PWM shows that the latter elim..
inates all but the rectifier switching loss. The lossy ring of the primary capacitors
with the leakage inductance, the 108sy charge and discharge of the capacitors at
MOSFET turn-on, and the load dependent losses, are all eliminated.
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3.5 Design Issues
3.5.1 Choice of Magnetizing Current
Note that during the tranllition of node A, the current flowing in the capa.citor is
always ILP +1m , as though node A was discharged by a current source. Therefore,
given enough time, the voltage always reaches the new rail, but the length of time for
this voltage transition is load-dependent. If the magnetizing current is made large
enough to complete this transition under light load within the shortest freewheeling
period encountered, then the transition will always be lossIess. If the MOSFET
switch must be turned on before the rail is reached, however, then losses will occur.
Since the capacitive losses are proportional to V 2 , they will be negligibly small as
long as the node voltage moves at least half way before the new MOSFET turns on.
And because these switching losses will occur under light load conditions, they can
easily be ha.ndled by the heat removal system designed for {ullioad dissipation.
As shown by (3.2), the ampJ:~tude \Jb of the voltage ring of node B is proportional
to the peak primary current ILP +1m • If \Jb < Vin, the nc~de voltage will not reach
its new rail. The new MOSFET Qa or Q4 must then be turned on with a voltage
across it.
For a given circuit design and output voltage, the magnetizing current always has
the same value at the transitions, no matter what the input voltage. This is because
the average of the positive volt-seconds (which is equal in magnitude to the average
of the negative volt-seconds) placed across the transformer is proportional to the
output voltage. The load current, however, can vary by a large amount. Therefore,
to keep the sum of these currents large enough under light load conditiontJ, so as
to allow the zero voltage turn-on of the MOSFETs after the transitions of the two
nodes, it is necessary to have a relatively large magnetizing current.
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(3.7)
The general expression for the square of the primary rros current ia
For instance, in the 1 kW, 190-380 V input, 40 V output full-bridge used 8,8
an example in Chapter 1. the last chapter, we could choose the peak magnetizing
current to equal one half the maximum load current. The sum of the two would then
vary by only a factor of 3 from full load to zero load. The size of the magnetizing
current can be adjusted by changing the size of the transformer gap. The volume
of the transformer core, its peak magnetic field, its core losses, and its leakage
inductance are unaffected by this change. What is affected is the rms value of the
current carried by the MOSFETs alld the prima:ry winding. Figure 3.7 shows the
sum of the magnetizing and load currents for the cases of 100% and 50% duty ratio
when 1m = ILP/2. Then (3.6 becomes
12 _ 27 - 14D12
p.rm. - 12 LP
For the 100% duty ratio case, this reduces to
(3.8)
and for the 50% duty ratio case, it is
(3.9)
For the 100% duty ratio case, the dissipation in the MOSFETs and primary winding
is increased very little by the large magnetizing current. For the 50% duty ratio case
the increase is very significant. This increase in MOSFET dissipation is a compelling
reason for making the magnetizing current no larger than necessary.
3.5.2 Value of Leakage Inductance
Apart from the magnetizing current, the leakage inductance is the other parameter
that can be adjusted to control the amplitude of tIle ring at node B. If the leakage
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Figure 3.7: Primary side current when 1m = ILP,maz/2. (a) 50% duty ratio. (b)
100% duty-ratio.
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inductance of the transformer is too small it can be augmented with an external
element. The larger the leakage inductor, the greater the amplitude of Vb, and
therefore the greater the load range over which the zero-voltage switching of Q3 and
Q4 is attainable.
A large leakage inductance has its disadvantages, however. It reduces the fre-
quency w of the ring of node B, although the effect is not serious because w is
proportional to 1/~. But after this ring, the rate at which ip ramps to ±hp is
±Vii Lip. During this interval, which, at high load, is typically significantly longer
than the ringing interval, the secondary voltage Vs is zero, so a larger Lip gives a
lower effective duty ratio.
For these reasons, an appreciation of the issues involved in choosing the leakage
inductance is important. Choosing a design value for L,p can be facilitated by
quantifying the amount of energy required to ring VB through 8 given amplitude
Vb ~ lti, and the energy lost by turning the MOSFET on at this point, thereby
charging and discharging the MOSFET capacitors the rest of the way dissipatively.
These energies are computed with the aid of the circuit of Fig. 3.8, where the
transition is from VB = 0 to VB = lti.
The first a.nalysis is to quantify the energy EL req,uired to ring through 1i :$ Vi.
The ring starts when Q3 is turned off at t4. Assuming nonlinear capacitors, an
energy balance relation between the start of the ring and the point at which VB
peaks yields
(3.10)
Proceeding as in Section 2.2, the energy changes are
t1EL
1 2 (3.11)= -"2L,plp
~EC3 ~C VV; 3/2 (3.12)3 r rVB
~EC4 - ~Cr~ {(Vi - VB)3/2 _\ti3/2} (3.13)
aEVi = Vi~Qc4 = lti {(lti - VB)3/2 - \ti3/2} (3.14)
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(a)
(b)
Figure 3.8: Determination of the energy required in LIp to ring 1'B tllrough a given
amplitude, and the energy lost by the subsequent dissipative charge and discharge
of CB • (a) Circuit. (b) Graphs of energies.
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Hence the energy EL required in the inductor is
EL = -~EL =~~ {v;J2 +(~ - VB)3/2 - ~3/2 - 3~ (fj~ - VB - ~) }
(3.15)
If ~ = l'i, this expression becomes
{I(VB )3/2 1( VB)3/2 MB 2}EL = 2C,.~2 - - + -1 1- - - 1- - +-3~ 3 l'i l'i 3
This expression, normalized to the energy
EL,mam = 20,.~2
(3.16)
(3.17)
which is required to ring VB through ~, is graphed as curve X in Fig. 3.Sb. The
amplitude of the ring Vb is normalized to l'i.
If the MOSFET capacitors are each constant at 0,., the expression for the in-
ductor energy is
E~ = Crvi = Cr~2 {~r
This expression, normalized to
E~,ma~ = 0,. "i2 ,
(3.18)
(3.19)
the inductor energy that rings VB through l'i, is graphed as curve X' in Fig. 3.8b.
The second analysis is to quantify the energy lost when, because the ring of VB is
less than l'i (i.e., l'b < l'i), Q4 is turned on with l'i - l'b across it. The energy stored
in 0 4 is dissipated through the channel resistance of Q4. The source l'i cilarges
Os dissipatively through the same resistance. The energy changes in the various
elements are
8Ec3 = ~CrY¥: (l'i3/ 2 -- v;r) (3.20)
iiEo• 2.;v; 3/2 (3.21 )- 3"Cr v;. (l'i - VB)
8Evi - l'it1QC3 = l'i {2Cry¥: (/Va - JVB) } (3.22)
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The energy dissipated is therefore
Elli•• - 8Ec4 + fj.EVi - 8.Ecs (3.23)
- ~Cr~ {(l'i - VB)3/2 + 3l'i ( .fVt - v'VB) - (l'i3/ 2 - v;r) } (3.24)
If It;. = l'i, the expression becomes
(3.25)
The maximum energy dissipated when Q4 is turned on with lti across it (i.e., no
initial current in Lip), is the same as the energy (3.17) required to ring Lip through
lti. Equation (3.25), normalized to this maximum energy, is graphed as curve Y in
Fig. 3.8b.
The expression for this dissipation when constant capacitors of value Or are used
IS
(3.26)
This result, normalized to the maximum dissipated energy, (3.19), is shown as curve
Y' in Fig. 3.8b.
Two important conclusions can be drawn from Fig. 3.8. First, the energy dis-
sipated by virtue of the inductor energy being insufficient to ring VB through lti is
small as long as the ringing amplitude is reasonably close to l'i. For example, if VB
rings through lti/2, the energy dissipated, from curves Y and Y', is only about 20%
of the maximum dissipated energy for nonlinear capacitors, and only 25% for linear
capacitors. This energy quickly becomes very small as lib approaches Vi.
Second, for nonlinear capacitors, the inductor energy required to ring VB through
an amplitude in the vicinity of lti decreases very rapidly for small reductions in
the amplitude. This, coupled with the fact that the energy lost when Vb --+ Vi is
very small, means that the required leakage inductance can be reduced greatly by
choosing lib just less than lti.
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Figure 3&9: Equivalent primary side circuit during the freewheeling interval.
3.5.3 Turn-On TilDing of MOSFETs
The foregoing discussion about the energy lost in the capacitors when ltb < l'i
assumed that Q4 is turned on when VB reached its peak. If Q4 is turned on before or
after the peak, the voltage across it, and the energy lost, are greater. The optimum
dead time between the off transition of Qa and the on transition of Q4 should be
(3.27)
or one quarter of the oscillation period if Os is linear. The sensitivity of this timing
is eased due to the peaking of the sinusoid, but since tdt is quite short, typically
50 nu, care must be taken to accurately time the signal. This value of dead time
is guaranteed to turn the MOSFET on during the clamping interval as long as the
node voltage rings high enough.
3.5.4 COIDDlutation of i p to Secondary
Ideally, the primary current, ip, should remain constant at ILP +1m during the
D' interval of operation, circulating in the antiparallel diode of Q2, tIle transformer,
and Q3. But this current causes voltage drops across the drain-source resistance of
Q3, the resistance of the transformer, and the antiparallel diode of Q2 (modeled by
its junction voltage drop VDq and its forward resistance RDQ ), as shown in Fig. 3.9a.
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Th~ sum of these voltages is balanced by an opposite voltage VLP across the leakage
inductance Lip, i.e.,
(3.28)
(3.29)
This voltage causes a commutation of the load current to the D2-D4 rectifier pair
at the rate
dip VLP
dt - Lip
Because VLP is typically only a few volts, the amount of commutation is generally
small. For example, choosing component values typical of the 1 kW converter of
Chapter 2, let ~.,on = O.15{}, Rt ~ 0, VDq +RDQlp = 1 V, and Lip = 3 ItH when
Ip = 8 A. Then dip / dt ~ -0.7 AIitS, leading to a change in the current of only 0.7 A
in 1 Jl8. This is small in relation to I p • The primary current with commutatiop is
as shown in Fig. 3.10b.
3.5.5 Blocking Capacitor
Since it is difficult to exactly balance the positive and negative volt-seconds across
the transformer when the converter is duty-ratio controlled, a relatively large ca-
pacitor could be placed in series with the primary, as was shown in the schematic of
the full..bridge in Fig. 3.1 and in Fig. 3.9. The voltage across this capacitor during
the freewheeling period can increase or decrease the commutation of the load and
magnetizing current to the secondary side. As a result, the transition of node B
may be greatly affected.
For instance, even if the capacitor voltage does not have a de component, its
ac voltage will be in the positive half of its cycle during the freewheeling period of
Q2-Q3. This voltage therefore adds to and subtracts from the resistive and junction
drops already discussed that appear across the leakage inductance. Figure 3.10b
shows the primary current in this case. Any decrease in the primary current caused
by this capacitor voltage directly reduces the starting current for the oscillation of
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Figure 3.10: Commutation of primary current. (a) Perfectly balanced duty-ratios.
(b)Unbalanced duty ratios
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node B. If the capacitor voltage is large enough to drive the primary current to zero,
then there will be no current to charge node B losslessly, and a square-wave type
switching loss will occur when Q4 is turned on. This is a particular problem at ligllt
load where the primary current is already low.
The problem with the ac voltage of the blocking capacitor can be avoided by
making it large enough to ensure that there is only a small ac voltage across it.
However, doing so does not solve the similar problem caused by the de component
of the capacitor voltage when the two half-cycles have unequal duty-ratios. In this
case, the de voltage aids the commutation during one freewheeling period and resists
it during the other. It is therefore important to keep the timing of the gate drives
adequately balanced so that this dc voltage does not become too large.
3.5.6 Loss of Duty-Ratio Due to Transitions
Note that during the transition of node A, the voltage across the t.ransformer has
an average value of ~n/2 (as8uming linear capacitors). The same is approximately
true for the transition of node B. Even if there is no freewheeling, therefore, and the
transition of node B occurs simultaneously with that of A, the transformer voltage
is effectively zero for one half of the transition time, as depicted in Fig. 3.11. This, in
addition to the commutation of the load current in the leakage inductor, limits the
maximum duty ratio achievable. At light load, where only the magnetizing current
drives the transitions, the loss of duty ratio due to the charging of the capacitors is
particularly significant.
3.5.7 ClaDlping of the Oscillation
When the Olltput rectifiers turn off, their parasitic capacitor voltage and current
are as shown in Fig. 3.12. The nominal voltage stress on the rectifiers, assuming
linear capacitors and neglecting damping effects, is twice the final off-state voltage
(80 V for a 40 V output if the duty ratio is 50%). Since good quality, lligh voltage
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Figure 3.11: Duty-ratio lost due to transition time as capacitors are charged.
2Vi .
v·1
Is ·
o
-..
....
....
....
- ....
. - .. -..... _.
Figure 3.12: Ring of leakage inductance and rectifier capacitors.
73
(>100 V) Schottky diodes are not common. it is important, if these devices are to
be used, to prevent the turn-off oscillation from ilnposing excessive voltage stress
on them. A voltage clamp is thereiore needed across the rectifier bridge, as shown
in Fig. 3.138. Figure 3.13b shows the incremental model and waveforms that result.
once this clamp is installed.
The energy that flows into this clamp can be computed as follows. If we define
Q &8 the angle of the portion of the oscillation cycle that begins when the capacitor
voltage passes through ~ and ends when the capacitor voltage reaches the clamp
voltage Vep, then
• -1 (~p - ~)
a = sIn ~
and the current in the leakage inductance at the end of this period is
i,(a) = ~ cos a
[i,,/O,
(3.30)
(3.31)
This current flows into the clamp voltage, decreasing linearly with time, until it
reaches zero. The duration of the clamping action is
at = _L_,,_i,_(_Ct_)
Vep - l'in
and the energy flowing into the clamp is therefore
E = i,(a)Vep A =!L J2( ) ( Vep )
ep 2 u.t 2 I, a Yep _ ~
This expression can be rewritten as
E =!O V 2 ((1 +u)2(1 - u))
cp 2·· u
where
~p-~
U=---~
(3.32)
(3.34)
(3.35)
Thus energy delivered to the clamp equals the energy stored in the rectifier capaci-
tors times a correction factor
oF = (1 + u)2 (1 - u) .
u
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(3.36)
+Co Vo
(8)
taO
(b)
o.
Vep
Vi
o
"0
(c)
Figure 3.13: Incremental model and waveforms for charging of t.he rectifier capaci..
tance with clamp added.
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Figure 3.14: Correction factor to determine clamp energy
Figure 3.14 shows how this correction factor varies with u.
To illustrate the use of this correction factor, suppose that for a 40 V output
front-end converter Vep = IOOV. Then, if ~ = 60V when the input voltage is in the
middle of its range, U = 2/3 and
(3.37)
This is only about 33% more energy than would have been lost without the clamp.
On the other hand, when the input voltage is at the top of its range and ~ = BOV,
then u = 1/4 and
1 2 (75)Ecp =- 2CI'~ct ~ 16
This is a 4.7 times increase in energy, which can result in a substantial loss.
(3.38)
Not all the energy flowing into the clamp must be lost, however. If the clamp
charge is discharged to the 40V output, then (with the assumptions made above)
only 60% of the clamp energy calculated above is lost. The rest is delivered to the
load.
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As a final point, once the clamping action is finished, the voltage across the ca-
pacitor in Fig. 3.13 returns to ~. It does this by ringing with the leakage inductance,
and as this oscillation decays, the additional energy lost is:
(3.39)
If this oscillation does not decay before the end of the conduction period, it can
affect the transition time of node A. The primary side currellt will be the sum of the
load current, the magnetizing current, and this oscillation current. If the oscillation
current is an a.ppreciable fraction of the load current, the sum at the start of the
transition can vary significantly depending on where in the oscillation cycle it begins.
Note that the loss analysis given above does not account for the nonlinear nature
of the rectifier capacitors, as the issues are the same. The higher the clamp voltage,
the less energy dissipated, but the higher the voltage stress on the rectifier. The
clamp is even more necessary in this case because the amplitude of the voltage ring
is 3 times the final off-state voltage.
3.6 Summary
This chapter has analyzed the phase-shifted PWM operation of the full-bridge. It
has presented the theory of phase-shifted PWM, and how this control method allows
the recovery of the energy in the parasitic elements. It has discussed the issues upon
which the proper design of a phase-shifted full-bridge depend. It has also shown that
like conventional PWM, phase-shifted PWM also suffers from the rectifier turn-off
10s8.
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Chapter 4
Prototype Phase-Shifted
Full-Bridge
This chapter describes the control circuit for a voltage-controlled phase-shifted
bridge, the implementation of a phase-shifted PWM gate drive, and the perfor-
mance of a prototype phase-shifted bridge.
4.1 Feedback Control Design
4.1.1 SDlsll-Signal Pow-er Circuit Model for Voltage Mode
Control
If we assume that the input bus capacitor of the phase-shifted full-bridge is very
large, the incremental model of the power circuit is a duty ratio controlled voltage
source applied to an L-C filter that is in series with the load. This model is shown
in Fig. 4.1, where the load is modeled as a resistor. If the load is composed of
point-of-Ioad converters drawing constant power it is more properly modeled as an
incremental negative resistance in parallel with the input filters of the point-of-Ioad
converters. There will also be inductance between the front··end and point-of-Ioad
converters, and the number of converters installed may va.ry. The interaction be-
tween the front-end converter and its load is therefore quite complicated. compen-
sation of the front-end converter and the total distributed supply is t.herefore quite
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+Figure 4.1: Voltage mode small signal power circuit model
complicated. A general treatment of this issue will be given in Chapter 8. In this
chapter we will consider the load to be just a positive resistor.
The duty-ratio-to-output voltage small-signal transfer function (referred to the
secondary) with the load modeled as 8, resistor is:
(4.1)
where ~ = ~/N, N is the turns-ratio of the transformer, and R. is the equivalent
series resistance of the circuit referred to the secondary side. The poles of A(s) are
typically complex.
4.1.2 Application of Fe.edback to A(s)
Figure 4.2 is a block diagram illustrating the application of feedback to the circuit
with a feedback block B(s). The loop transmission of the system is A(s)B(s). To
insure stability, the phase of the closed-loop system must be less than -180° at
all frequencies where the loop gain exceeds unity. The Bode plots of the forward
function A(8) are shown in Fig. 4.3. It is clear froln these plots that the use of a
frequency-independent feedback function B(s) will give an unstable system because
the gain of A(8) at frequencies just above the resonant frequency Wn is greater than
unity and yet the phase at these frequencies is -180° .
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Figure 4.2: Application of feedback to the converter.
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481.3 Integral-Lag-Lead Compensation
The two simplest suitable feedback functions B(s) that can be used are lag and
integral-lag-lead compensation. Lag compensation ,vorks by rolling off the gain of
the closed-loop system well below the resonant frequency of A(s) so that tIle gain
of the closed.loop system around the resonant frequency of A(s) is well below unity.
This is done by making B(8) a low frequency pole, which apart from effecting the
required roll-off, introduces extra phase lag in the system. The problem with lag
compensation is that it leads to a system with a very restricted bandwidth due to
the need to cross over below resonance.
Integral-lag-lead compensation avoids these shortcomings. It allows the system
crossover frequency to be above resonance by designing B(s) such that it adds
positive phase to the system around and above the resonant frequency to offset
some of the phase lag due to A(8). The transfer function for an integral-lag-lead
compensator is:
B(8) = k
b
(1 +s/s.zt}(l +S/S.z2) (4.2)
s(s + s/sp)
A pole is placed at the origin to make the de gain of the loop infinite which keeps
the steady-state output voltage of the converter constant, irrespective of the input
voltage or the load current. This accounts for the integral part of the compensator.
The pole 8" in this transfer function is at a much higher frequency than the other
singularities. The loop transmi~sion of the integral-lag-lead compensated system is
(4.3)
The Bode plots of the integral-lead-lag compensated system are shown in Fig. 4.4.
The pole at the origin in B(8) makes the phase of the compensator equal to -900
at very low frequencies as shown in Fig 4.4. This phase lag is undesirable because
it reduces the relative stability of the closed-loop systenl. }\ low frequency zero
(relative to the converter resonant frequency) provides the necebsary leading phase
to offset it. If only the integrator and the zero comprised B(8), then the phase of
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Figure 4.4: Bode plots with integral-lag-lead compensation. A(s) is dashdotted,
B(s) is dashed, and A(s)B(8) is solid.
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the compensator would increase from -900 at very low frequencies to 0° above the
frequency of the zero. To maximize the bandwidth of A( 8 )B(s), it is necessary to
add more phase lead to the compensator so that the -180° phase shift produced
by A(8) above its resonant frequency can be partially offset to allow the crossover
frequency to be located above resonance. The leading phase is provided by another
zero at about the same frequency as the first one. The high frequency pole in
B(.9) improves the characteristics of the UC3923 and UC3901 used in the practical
implementation of B(s) to be described in Section 4.2.
4.2 Practical Feedback Regulator
4.2.1 General Description of Control Circuit
The complete circuit diagram of the circuit that generates B(s), the phase-shifted
PWM, and the gate drives to the power MOSFETs is shown in Fig 4.5. The 2N3053
transistor and the circuitry associa.ted with it form a voltage regulator that develops
12 V from the 40 V output to power the UC3901 Isolated Feedback Generator. The
U03901 serves several functions. It contains a 1.5 V reference against which a
fraction of the output voltage of the power circuit is compared and corrected (pin
9). It has an error amplifier around which feedback can be applied to provide the
feedback dynamics (pins 10, 11 Rnd 12). It incorporates an oscillator that generates
a high frequency carrier on which the output voltage of the error amplifier, which
represents the output voltage error (i.e., the difference between the error volt.age
and a fraction of the output voltage), is modulated (pins 1 and B). The modulated
carrier can be passed across the isolation barrier between the primary and secondary
sides of the power circuit via a transformer (pins 4 and 5). The isolation transformer
can be made very small by making the carrier frequenc.y very high, up to a maximUln
of about 5 MHz.
The voltage at the secondary of the isolation transformer Ti is rectified and
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demodulated by being lo,v-puB filtered. The demodulated signal iD fed to a U03823
High Speed PWM Controller. Like the UC3901, the UC3823 contail1s a voltage
reference (pin 16), an error amplifier (pins 1, 2 and 3) and an oscillator or clock (pins
5 and 6). It produces a PWM voltage (pin 14) whose duty ratio is proportional to
the output voltage of the error amplifier. This output voltage is the signal processed
to produce phase-shifted PWM.
4.2.2 Application of Integral-Lag-Lead COlDpensation
In the controller for the prototype converter, the output voltage is divided down to
2.5 V by the R1, R2 potential divider. The inverting inp\lt of the error amplifier
(the junction of Ra and R4 ) is at a potential of 1.5 V because the non-inverting
input is connected to the 1.5 V reference. Therefore the error between the voltage
commanded by the reference at the jun~tion of R 1 and R2 appears across R3 • The
feedback function B(s) is spread between the UC3901 and the UC3823. Figure 4.6
shows those components in Fig. 4.5 that appear in the expression for B(s). The
loop crossover frequency of this system was designed to be 30 kHz at the maximUln
input voltage of 380 V, and 15 kHz at the minimum voltage of 190 V.
The load is a resistor. The output capacitor of the prototype has a value of
4.7 p,F. The forward transfer function is:
A( ) = vo{s) ~/N8 d(s) - 2 C L8 L +R+1 (4.4)
=
~/N (4.5 )
The resonant frequency of the system is W n = 211" x 4.65 krad/s. If the loading
effects of R3 on R1 and R2 , and of RIo, C5 and R11 on Rg and C4 are neglected, the
expression for the feedba.ck function is
(4.6)
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Figure 4.6: Generation of B(s) by the UC3901 and the UC3823
_ 140 x (1 +7.05 x 1O-6s)(1 +1.034 x 1O-4 s)(1 +5 x 10-7 )
(1 ,··1.27 x 10-8 8)8
(4.7)
(4.8)
(4.9)
The PWM output of the U03823, whose duty-ratio lies between 0 and 85%, is
generated by a comparator whose inverting input is fed by the output voltage of
the error amplifier. The noninverting input is fed by the ramp voltage, which has a
peak-to-peak value of 1.8 V. Therefore changes in the duty ratio of the PWM signal
and the output voltage of the error amplifier are related by
dp(s) = 0.85 - 0Vd(S) = Vd(S)
1.8 2.25
Since, as will be shown in Section 4.3, the duration of the PWM output of the
UC3823 with phase-shifted PWM is (almost) equal to the D' interval of operation
of the power circuit, the relationship betweell changes in the duty ratio of the power
circuit and the output voltage of the UC3823 is
dp(s) = _ Vd(S)
2.25
(4.10)
This relationship was used to write (4.8) in terms of d( lJ) rather than Vd( s). This
function has zeros at 21t" x 1.54 krad/s and 21r x 2.26 krad/s. The high frequency
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pole is at 211'" x 125 krad/s. For Lo = 26 pH, Co = 47 J.LF, and R = -1.6 n (constant
power load) the loop transmission with the feedback components given in Fig. 4.5
18
A(s)B(s) - 140Vi (1 + 1.034 x 10-
4 8)(1 + 7.05 x 10-6 8)
N (1.17 x 10-9 8 2 - 3.182 X 10-6 8 + 1)(1 +1.27 x 1.0-88)8
(4.11 )
_ 35V: 3.645 X 10-15 83 +7.377 X 10-9 82 +1.739 X 10-4 8 +1
IJ 8(1.486 X 10-15 8 3 +1.13 X 10-9 8 2 - 3.055 X 10-5 8 + 1)
(4.12)
4.3 Generation of Phase-Shifted PWM
4.3.1 An IRlpleDlentation of Phase-Shifted PWM
One implementation of phase-shifted PWM is the part of Fig. 4.5 following the
UC3823. The waveforms at various points in this part of the circuit are show'n in
Fig. 4.7. The variables are as defined in Fig. 4.5. The input signal to this circuit
is the output of the U03823, a square-wave A with a high time equal to D', i.e.,
the phase-shift bet'Neen Ql and Q2s the left-side MOSFETs, and Qs and Q4, the
right-side MOSFETs. The square-wave and its complement A are fed to two D-ftip..
flops connected to toggle. The outputs of flip-flip IOI control both D-inputD. The
D input of flip-flop IOI is controlled by G I , the normal way to make the flip-flop
toggle. The D illput of IG2 is controlled by PI instead of P2' el18uring that the
correct phase relationship is maintained between PI and P2' The output signals PI
and P2 of the flip-flops are at half the the frequency of A, and have a duty-ratio of
exactly 0.5. PI and P2 are delayed by the dead time required for switching, to give
Pld and P2d' The original and delayed signals are ANDed and NORed to give the
gate-drives VGSI through VGS4.
(4.13)
(4.14)
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vas, - P2. P2d
VGS. - P2 +P2d
(4.15)
(4.16)
The 311 comparator in Fig 4.5 sets the state of the flip-flop outputs at turn-on.
The gate-drive signals are fed to the MOSFETs through pulse transformers fed by
DS0026 drivers buffered by IRFD9110 and IRFDI10 MOSFETs. A capacitor in the
primary of each pulse transformer prevents flux walking; and two 10 V zener diodes
in the secondary of the transformer limit the gate-source voltages to safe value8.
Note that the duty-ratio of each gate-drive signal is always constant at about 50%.
The gate-drive voltages swing between -10 V and +10 V, dissipating abol1t 4 times
more power than if the variation were between 0 and 10 V.
4.3.2 Phase-Shift Control Chip
It should be noted here that UNITRODE Corpora.tion recently introduced a phase-
shifted controller [24J. The UC1875 accepts the output voltage error and out.puts the
gate drives for the four MOSFETs. It incorporates circuitry which, in conjunction
with external components, controls the switching frequency and the dead time.
4.4 Prototype Converter
4.4G1 Design Details
Figure 4.9 shows a photograph of the prototype power circuit constructed using th~
topology of Fig 3.1, the components listed in Table 4.1 and the integral-lag-lead
compensator discussed above. The rated power is 1 kW, and the basic switching
frequency 500 kHz (i.e., output ripple at 1 MHz). The power transformer is split into
two separate components to maintain a low profile. The primary windings of each
part are c.onnected in series, and the secondary windings are connected in parallel
after their rectifier bridges (two diodes were needed for each bridge location to handle
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Figure 4.7: Signals used to generate phase-shifted PWM
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Figure 4.8: Connection of transformers in power circuit.
the current, 80 the total number of output rectifiers remains unchanged). This
connection guarantees that both the voltage and the current split equally between
the two transfornlers. LP3213 cores using PC40 ferrite material supplied by TDK
are used. Foil is used for the windings with a turns-ratio for each transformer of
Np/N, =(10 turns/(5 turns). The subject of transformer design is treated in detail
in Appendix C.
Part Type Part Type
D l - 4 MBRIOIOO G 47JLF
Dc 50SQI00 Gc 4.7JLF
Ql-4 IRF350 T1 core LP2232
Rc 120f! L2 2JtH
Cblle IJLF L 261LH
Table 4.1: Parts list for prototype power circuit.
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Figure 4.9: Protot.ype power circuit
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4.4.2 PerforDlance
Figure 4.10 shows various operating waveforms from the experimental circuit. Fig-
ure 4.10a shows that the drain-to-source voltage, of Q2 falls to zero prior to turn-on
of the gate. Similarly, the turn-off transition shows that the channel118s turned off,
evidenced by the end of the plateau region on Vas, before the drain-source voltage
begins to rise. Figure 4.10b shows the voltages of nodes A and B of the bridge for a
duty cycle of 75%. For the same duty cycle, the corresponding transformer voltage
is shown in Fig. 4.10. Finally, the primary current of the transformer at full power
(lkW) is shown in Fig. 4.10d for an input voltage of 250V, where the current scale
is 4 A/div.
Figure 4.10e shows the response of the output voltage to a 40% step change in
rated load current, from 15A to 25A. The lower tlace in the figure is the synchro-
nizing signal used to control a high-speed MOSFET-switched load. The response to
this load transient is the upper trace in the figure, showing a 2V spike on the 40V
de output. Note that the absence of ringing in the transient response confirms the
good stability provided by the controller compellsation.
Table 4.2 gives the measured efficiencies (±1%) at full load (1 kW) for a range
of input voltages. Of the 110 W lost, 40 Ware due to the 0.8 V forward drop of
the 100 V Schottky rectifiers. Another 20 Ware lost in the clamp circuit for the
rectifiers. The MOSFETs of the bridge have approximately 35 W of conduction
losses, and each transformer dissipates about 2.5 W. The control circuit requires
10 W, most of which goes to the gate drives.
4.5 Summary
This chapter has described in some detail the clesign of a feedback regulator for a
voltage controlled phase-shifted full bridge. One practical implementation of phase-
shifted PWM has been described. It also described a prototype 1 kW converter
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Figure 4.10: Waveforms in the prot.otype converter. (a) MOSFET drain-source
voltage, liDS (scale:50 VJdiv.), and gate-source volt.age , tiCS (scale: 5 VJdiv.). (b)
Voltages at node A and B (scale: 50 VJdiv.). (c) Voltage VAB between A and
B (scale: 50 Vjdiv.). (d) Full power primary current, ip (scale: 4 AJdiv.). (e)
Transient response (Vo scale: 2 V /div.).
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Input Voltage Duty Ratio Efficiency
volts % %
High Line 380 43 87
Mid Line 250 65 89
Low Line 200 85 90
Table 4.2: Measured efficiency of protoiype power circuit
built to demonstrate the advantages of phase-shifted PWM. The next chapter will,
among other things, look at the shortcomings of this circuit.
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Chapter 5
Multi-Stage Front-End
Converters
Thi. chapter summarizes the shortcomings of the front-end converter topologies
described previously. It identifies the improvements that can be made to these
topologies, and suggests an alternative, improved front-end converter.
5.1 Shortcomings of Phase-Shifted PWM
A prototype pl.ase-shifted full-bridge was described in the last chapter. It achieved
very high efficiency, but also exhibited several shortcomings. A listing of these
shortcomings follows.
5.101 Turn-Off Ring of Rectifiers
The efficiency of the phase-shifted bridge is compromised both directly and indirectly
by the turn-off ring between the rectifier capacitors and the leakage inductance
analyzed in Chapters 2 and 3. This ring directly red\lCeS the efficiency of the power
circuit because of the oscillation energy dissipated. When a clalnp is used to limit
this ring and therefore allow the use of lower rated output rectifiers, even more energy
is dissipated, as described in Section 3.5.7. In the prototype converter presented
in the last chapter, a full bridge of rectifiers was used at the output because the
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resulting voltage ring is only half as big as when a half bridge of rectifiers and a
transformer with a center-tapped secondary are used. With a full-bridge rectifier,
Schottky devices, which at the time we built our prototypes were not a.vailable
with reverse voltage ratings above 100 V, could be used. But if the ring could be
eliminated, the voltage stress on the rectifiers would be low enough to allow the
use of center-tapped secondary and a half-bridge rectifier, thus removing half the
rectifiers from the current path. This would approximately hal',e the conduction
losses.
5.1.2 Wide Input Voltage Range
The wide input voltage range of 2:1 compromises the efficiency of the converter. The
power transformer turns-ratio Np/Ns has to be low enough for the output voltage to
be maintained at the lowest input voltage. But this nleans tllat for all higher input
voltages the primary current is higher than it would otherwise be. Consequently
the primary side conduction losses are increased, as shown in Section 3.5.1.
5.1.3 Freewheeling
The loss situation is exacerbated by the fact that during the D' intervM of operation,
the full primary current circulates in the loop formed by a MOSFET, the primary
of the transformer and an antiparallel diode. As the duty-ratio decreases, the loss
due to this mechanism become~; very serious, as was shown in Section 3.5.1.
5.1.4 Large Magnetizing Current
The large magnetizing current used in the prototype to increase the amplitude of
the voltage ring of the leakage inductance and the MOSFET capacitors in the pro-
totype adds another large component to the primary-side conduction losses, and
is again especially significant during the freewheeling interval when the full Inag-
netizing current circulates in the primary. As was shown in Section 3.5.1, if the
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raagnetizing current is 1m = I LP/2,where ILP is the full power primary current, the
power dissipation in the primary side MOSFETs at a duty ratio of D = 0.5 is 60%
higher than it would be if the magnetizing current were zero.
This is a design issue. In retrospect, and in view of the arguments presented ill
Section 3.5.2, it was not necessary in the prototype to make the Dlagnetizing current
as large as it was. By making a judicious reduction to the magnetizing current, the
conduction losses can be greatly reduced, while keeping the primary-side switching
losses at a negligible value.
5.2 Two-Stage Front-End Converter
5.2.1 Arguments for a Two-Stage Front-End Converter
Most of the problems associated with the PS-PWM operated bridge are due to the
wide input voltage range. Before suggesting how these problems can be ameliorated,
let U8 recapitulate the functions of a front-end converter. These, at! already given in
Chapter 1, are
1. to rectify the mains voltage
2. to convert the rectified voltage to the 50 V bus
3. and to isolate the distribution bus from the mains
The arguments given so far in this chapter suggest that the efficiency of the
front-end converter can be improved significantly by operating it at a constant input
voltage. This means including a preregulat.or t.o rectify tIle variable mains volt.age
and transform it to a fixed intermediate voltage. Then the phase-shifted full- bridge
or a similar topology can just be used as an isolation stage and to transform the
intermediate voltage to th~ 40-50 V distribution bus voltage required by the point-
of-load converters. For the scheme to be useful, the losses in the preregulator must
be less than the decrease in the efficiency of the one-stage front-end converter result-
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ing from operating it over a variable input voltage range. A le3s trade-off favorable
to the preregulator can be possible because in the sub-MHz frequency region, con-
duction losses typically dominate total losses. If, therefore, the intermediate voltage
is high, say in the 400 V range, the conduction losses of the preregulator will be low
because it has input and output voltages that are both high. The block diagram
of a two-stage front-end convert.er architecture comprising a boost preregulator and
an isolation stage is shown in Fig. 5.1a.
5.2.2 Preregulator
The preregulator for thie application, shown in Fig. 5.2, is 8. st.andard boost
converter because a high intermediate voltage is required. The operation of this
circuit is straightforward and will not be described here. The main loss mechanisms
in this circuit are:
1. MOSFET conduction losses.
2. MOSFET load-dependent turn-on losses.
3. MOSFET parasitic capacitor turn-on losses.
4. MOSFET gate drive losses.
5. Diode conduction losses
6. Diode reverse recovery losses.
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I Loss Mechanism ILoss at lIi=190 V(W)I Loss at lIi=38 V (W) I
Q conduction 4.4 0.1
D conduction 3 2.5
Q turn-on switching 3.5 x 10-6 f, 3.5 X 10- 5I.
Q gate drive 5.6 x 10-6 f. 5.6 X 10-6 I,
Q load-dependent 1.1 x 10-4 I. 5.3 X 10-5 f.
D turn-off switching 8.5 x 10-6I. 8.5 X 10-6 f.
Q and D total switching 1.6 x 10-4 flJ 1 X 10-4 f.
Table 5.1: Losses in boost preregulator at 1 kW.
7. Diode parasitic capacitor turn-off losses
The switching losses in this circuit can be made very small by reducing the
switching frequency. Because this circuit works at higher voltage levels than the
secondary side of the bridge converter already discussed, its conduction losses are
much lower, making possible the required loss trade-off favorable to the two-stage
converter. As an illustration, consider the preregulator for a 1 kW systeln with an
input voltage of 130-260 V I.m.s. (184-368 Vdc). Sllppose that it produces a con-
stant output voltage of 390 V and uses a single IRFP460 MOSFET and an MURB50
ultra-fast diode. The worst-case conduction losses at full power equal about 8 W.
The total worst case switching losses, assuming that the MOSFET switching time
is 100 DS, are shown in Table 5.1 the calculations were made for nonlinear MOSFET
capacitors using the methods presented in Chapter 2. The formulas used are pre..
sented in Appendix B. The switching frequency of the preregulatoI is f,. The losses
of the preregulator can be made very small by lowering the switching frequenc.y, and
by using bigger diodes and MOSFETs. This st.atement. ignores t.he iluport.ant fact
that the size of the regulator will grow larger as the switc.hing frequency is reduced.
But in any case, if the switching frequency low enough, the total losses can be Inade
less than the difference between the high line and low line losses of t.he phase-shifted
bridge.
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5.3 Constant Input Voltage Isolation Stage
5.3 .. 1 Operation at Unity Duty Ratio
With constant input and output voltages, the bridge can be run at a constant duty-
ratio as close to unity as the need to provide dead times for switching will allow.
This eliminates the freewheeling interval and the associated conduction losses. The
primary current is minimized. A modification can be made to the topology to
eliminate the rectifier turn-off ring while retaining the lossless switching features
described in previous chapters. The end result is the removal of all the switching
losses. The topology will be described in Chapter 6.
5.3.2 Control Design
Because both the input and output voltages to the isolation stage are constant, it
can be run open-loop. This nlode of control has certaill advantages over closed-loop
control. The open-loop controller for the protot)'pe isolation ste.ge will be described
in Chapter 7.
5.3.3 Droop Characteristic and Ripple
With open-loop control, the isolation-stage has no regulation capabilities. Therefore
the ripple and any transients from the preregulator will be attenuated by only a
factor equal to the turns-ratio in passing through the isolation stage. Therefore the
point-of-load converters have to be able to regulate the working level volt.ages against
these changes, as well as against those due to the ripple generated wit.hin the isolation
stage itself. Additionally, the isolation stage will have a droop characteristic. As
the load current increases, the output voltage will decrease. These variations will
be quantified in Chapter 6.
In summary, the advantages of 100% duty-ratio operation of the isolation stage
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are:
1. As in the phase-shifted PWM full-bridge, the MOSFET capac.itors are charged
an.d discharged resonantly and therefore losslessly.
2. Again, as in the phase-shifted bridge, the MOSFETs are switched at zero volts,
eliminating the load-dependent losses.
3. The rectifier turn-off ring is clamped losslessly, eliminating the one switching 10s8
that phase-shifted PWM could not.
4. There is no freewheeling, so the conduction losses are minimized.
5. 'rhe transformer is designed for one duty-ratio, minimizing the primary side
conduction losses.
5.4 Two-Stage Front-End Converter With Power
Factor Correction
5.4.1 The Need For Power Factor Correction
The two-stage front-end converter featuring a preregulator described above, al-
though an improvement over the one-stage front-end converter, has serious short-
comings. One of the failings of this system is that its power factor is uncorrected,
so the input rectifier draws the narrow pulses of current from the utility typical of
such circuits. The power factor is typically about 0.5-0.67. This power factor will
not satisfy the impending European IEC555-2 standard for power supplies deliv-
ering more than 300 W[16]. Also, the increased power needs of Inodern electronic
systems mandate the extraction of as much real power as possible {roln t.he 1440 VA
one-phase wall outlet. For these reasons, power factor correction is a Inust in any
front-end converter system of the future.
Adhering to the two-stage front-end converter design Illethodology just devel-
oped, we replace the preregulator just described with one incorporating power fac-
tor correction, as shown in Fig. 5.lb. The techniques for adding active power factor
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correction to a preregulator are well-known[15].
5.4.2 Interleaved Preregulator
The preregulator of the previous section would have to switch at a very low fre-
quency and therefore be extremely large if it were to lead to a significant increase in
system efficiency. An interleaved preregulator was therefore investigated. The inter-
leaved system has the 6witching losses of a very low frequency system and the ripple
requirements of a high frequency system, making it both efficient and small. A siln-
plified diagram of the interleaved preregulator with active power factor correction
is shown in Fig. 5.3.
The control circuit for the preregulator regulates the output voltage and shapes
the input current i L to follow the input voltage, i.e., i] = III sin wLtl, where WL =
211" X 60 rad/sec is the line frequency. The preregulator accepts the universal input
voltage range of 93-264 V r .. ffi.S. and produces a constant output voltage of 390 V. It
consists of 8 interleaved boost cells each switching at 25 kHz, and with the switching
waveforms of the cells offset from each other by liST, where T = 1/{25 kHz).
Consequently, the switching losses of the preregulator are for 25 kHz operation, while
the ripple characteristics are for 200 kHz operation. In addition, tile preregulator has
a hold-up capacitor different froln the bulk output capacitor, off which the input of
the preregulator can be run for 100 rna during power outages with negligible change
in the output voltage.
This preregulator, the subject of a thesis[17] and a conference paper [18], is
extremely efficient, affording a minimum efficiency better t,han 94.3%, including
input rectifier losses, at a power level of 1.5 kW. The power factor is always better
than 0.98.
When this preregulator is combined with the isolation stage operating at a duty
ratio of 100% to be described in the next chapter, the overall system efficiency is a
very excellent 90% from the mains to the input of the point-of-Ioad converters.
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5.5 Summary
This chapter has described the shortcomings of the one-stage front ..end converter of
previous chapters. It has 8u~gested two alternative, Illore efficient architectures using
a preregulator in conjunction with a constant input and output voltage isolation
stage. An interleaved preregulator for this architecture that features power factor
correction and other novel features has been built and designed and is the subject
of a Ph.D thesis by my co..worker. The next chapter describes the design of a. highly
efficient isolation stage fed by this preregulator.
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Chapter 6
Half-Bridge Topology Operated
at Unity Duty Ratio
This chapter presents the theory of operation of the half-bridge topology operated
at unity duty ratio without an output inductor. It also presents the design equations
for computing the copper losses in the power transformer.
6.1 Unity Duty-Ratio Operation
The half-bridge topology used for the isolation stage is shown in Fig. 6.1. It is
to be operated at a. fixed duty ratio nea.r unity (there is a small, fixed dead time be-
tween the two half cycles during which the MOSFETs Ql and Q2 are switched). The
capacitor shown across each semiconductor device represents its parasitic junction
capacitance. Let us assume, for the moment, that an output inductor Lo is con-
nected. Because of the unity duty ratio, the voltage, Vx, appearing on the rectifier
side of the inductor has only a very small ac component (this component increases
as the duty ratio decreases). Because the ac component is so small, it can be sup-
ported by the leakage inductance of the transformer, and the output inductor can
be removed, as shown in the figure. As a result, the rectifier turn-off ring described
in Section 2.1.6 that would normally make the rectifier's voltage stress twice its final
off-state value (assuming linear elements) is clamped at It:, by the diode in the same
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Figure 6.1: Half-bridge topology with no output inductor.
leg of the rectifier bridge. The energy that would have been lost due to tllis ring
instead flows to the load. This, in conjunction with the fact that the MOSFETs are,
as in the phase-shifted scheme, turned off reSollantly, gives zero switching losses in
this converter. The result is an isolation stage that can switch at a high frequency
and yet be very efficient.
6.2 Switching Analysis
The switching behavior of the circuit will now be analyzed to show how zero volt-
age switching and recovery of the energy in the parasitic elements are effected. To
simplify the analysis, it will be assuDled t.hat the parasit.ic capacit.ances of t.he MOS-
FETs and the rectifiers are linear. The modification of the analysis to accoffilnodate
the nonlinearity of the parasitic capacitors is straightforward and can be done as
in previous chapters according to the method outlined in Appendix A. It will also
be assumed that the magnet!zing current of the transfornler is negligible, and that
Vo = (Ns/NP)~n/2, where (Ns/Np) is the transformer turns ratio. The equality
is not strictly correct, but is close enough for the analysis of the switch transitions.
107
o tl
,--------------
t2 t3 t4
o
o-+-------t-----+--+----+----..;a.---------
-Vi
Ip
o
Vs
O-t--------+----t--t---+---l~-------
o
Figure 6.2: Voltage and current waveforms during switching transitions of the half-
bridge converter.
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Later we will find an exact expression for It;,,.
6.2.1 Ring of Leakage Inductance and CB
Referring to Fig. 6.3a, suppose that prior to time t 1 , Ql and diodes D1 and D3 are
on. At t 1 , Ql is turned off. The primary currellt i p excites the resonant circuit
composed of the leakage inductance Lip and the capacitance Os at node B (01 1102
in parallel with the capacitance of the transformer). The voltage VB rings negatively
from its initial value Vi. During this time the voltage across the priInary of the ideal
transformer T1 is fixed at Vi/2, as shown in Fig. 6.3(a), because D 1 and Da must
remain on to provide a path for the transformer's secondary current is. This is why
the transformer is represented by a voltage source equal to Vi/2 in the figure. If
the initial energy in Lip is sufficiently large, the ring tries to take VB below ground.
When VB = 0 at t 2, the antiparallel diode of Q2 clamps it. The primary current
ip , and the voltage VB during the ring are graphed in Fig. 6.2 and are given by the
expressions
lp = I p cos wt
VB - Vi - (IpVLUc/CB) sin wt
where w = 1/VL,pCB, CB = C1 II C2 and I p is the value of i p at tl'
6.2.2 Rarnp of ip
(6.1)
(6.2)
Between t 2 and t 4 , the voltage across Lip is equal to the midpoint voltage plus the
transformer primary voltage, i.e., lIi, as modeled in F'ig. 6.3(b), because diodes D1
and Ds are still on. The primary current now ramps linearly and losslessly to zero
at t4 , as shown in }i'ig. 6.2. Zero voltage turn on of Ql is effected at t3 anytillle
during the t2-t4 interval.
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Figure 6.3: Topological states of the converter during switching transition. (a)
Constant current discharge of node B. (b) Constant current discharge of leakage
inductance. (c) Ring of leakage inductance and rectifier capacitors.
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6.2.3 Ring of Leakage Inductance and Rectifier Capacitors
When the primary current has reached zero at t 4 , D l and D3 turn off, and the
transformer voltage wants to make a step change to the opposite polarity. This
desired step-change excites the resonant circuit comprising the leakage inductance
and the capacitance of the output rectifiers. Figure 6.3c shows a circuit that models
this in which the leakage inductance has been referred to the Becondary side that
models the switch transition. The voltage VSl starts at Vo and rings toward -~,
while VS2 rings from 0 toward 2~. One quarter of the ringing cycle later, at i 6 ,
VSi = 0 and VS2 = ~, and the ring is clanlped by the output capacitor and the
diode turning on. The current is is at the peak of its ring, I. at this point. This
peak vdJue is the starting current for the subsequent half-cycle of operation (during
whiclt Q2, and D2 and D4 are on). The equations governing the ring are:
VS2 ~(l-cosw.t)
2Vo • I ·~s = - V Slnw"t = - "Slnw"t
Ll./GS
(6.3)
(6.4)
(6.5)
where w, = l/VLleGS' L,. is the secondary-referred vall1e of Lip, and Os = (CD1 II
CD2 ) in series with (CDs II GD4 ). The current is and the voltages VSl and VS2 are
graphed in Fig. 6.2 between t 4 and t 6 • This last part of the swif.ch transition is again
non-dissipative, making the entire switching process lossless. Details of the currents
and voltages just after the MOSFETs and rectifiers turn off are shown in Fig. 6.4.
6.2.4 Equivalent Circuit of Converter
After the switch transition, the secondary current is is c.ontrolled by the leakage in-
ductance and the difference between the reflected midpoint voltage Vs = (Ns / Np ) VA
and the output voltage ~. The converter's equivalent circuit (referred to the sec-
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Figure 6.4: Details of switching waveforms at MOSFET and rectifier turn-off. (a)
MOSFET turn-off. (b) Rectifier turn-off.
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ondary side) during this part of the cycle is shown in Fig. 6.5a. The midpoint voltage
Vs is not constant because the bus-splitting capacitors are finite in value and there-
fore have a ripple. The dc value of this voltage, whose value is nominally equal to
Vi/2, is modeled by a voltage source whose polarity depends on which MOSFET
is on. The ac value V" is modeled by the ac voltage across the parallel connection
C~ = 20; of the bus-splitting capacitors reflected to the secondary side. The output
voltage is also not constant. The resistor R8 in the equivalent circuit is the sum of
the MOSFET, transformer, rectifier, and wiring resistances. The switch 8 1 models
the output rectifiers. We will now find expressiollS for the voltage and current rip-
ples in the converter. We will do this by solving the circuit of Fig. 6.5 for v., the
ripple in the reflected voltage at the junction A of the bus-splitting capacitors, Va
the ripple in the output voltage, and the secondary current is.
6.2.5 Ripple
The ripple voltages can be obtained by solving the state-equations for the con-
verter. The system has three independent state variables. One possible set is the
bus capacitor voltage VA, the leakage inductor current, is, and the output voltage,
Va. Determining the ripple voltages and current exactly entails solv~ng a systelll of
three equations. While this system of equations can be solved for arbitrary element
values or numerically for specific element values by computer using a program like
MATI, ..4B, the end result in the first case is very messy, and both results afford very
little insight into the behavior of the circuit. But by malcing reasonable assumptions,
an approximate solution which is very simple and yet illuminating and accurate can
be obtained.
To derive the approximate solution, we Inake the reasonable assulnption that tIle
ouiput voltage ripple V o is rauch less than the average output voltage, i.e., V o ~ l'o.
Then, for a fixed load resistance, the loael current over a switching cycle is constant ..
In that case the state variables Vo and Vs are dependent on each other because they
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Figure 6.5: Converter equivalent circuit and voltage and current waveforms. (a)
Equivalent circuit. (b) Inductor current. (c) Inductor voltage (d) Input voltage
ripple (e) Output voltage ripple.
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are both in the one voltage loop the circuit has. As a result the order of the S~'8tem
reduces to two. Solving this system gives the inductor current, is, the inductor
voltage, VL, the output ripple voltage, Va, and the midpoint ripple voltage, v., as
VL(t) = L"emt{(mk2-Wrkl)sinwrt+(wrk2+mkt)coswrt}
(6.6)
(6.7)
(6.8)
(6.9)
v.,(t)
emt
- ~vo + C (2 2) {(kIwI' +k2m)sinwr t + (kIm - k2wr )coswr t}
o m +Wr
IL
ernt
- Av. - G (2 2) {(kIWI' + k2m)sinwr t + (kIm - k2wr )coswr t}
i m +w,.
I L
where avo and Llv, are the amplitudes of the ripple voltages in the output and
midpoint voltages. The element values are
Ot GiGo=
Ci +Go
R,
m = --
2L"
(6.10)
(6.11 )
(6.12)
Wr
1 R2
~ CtL" - 4Ll,
(vs(O) - RIll - vo(O) - mk1L,,)wr
LIs
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(6.13)
(6.14)
(6.15 )
(6.16)
where af is the reflected bus-splitting capacitor, vs(O) and vo(O) are the initial
reflected midpoint and output voltages, and I, is the initial inductor current, which
is equal to the amplitude of the leakage inductance/rectifier capacitor ring described
in Section 6.2.3..
Figure 6.5 shows example ripple voltages and inductor current. The element
values used {or this example, which are referred to the secondary side, a.nd the
switching frequency are typical of the prototypes to be described in Chapter 7.
They are Cj = 40 pF, L,• = 0.34 pH, R.=13 m{}, Go = 13JLF and f, = 125 kHz.
The initial and final values of Vo are equal in ea.ch a half-cycle, while the average
value of is is I L • The charge put in or out of the bus-splitting capacitors OJ during
each half-cycle is 6.Q. = ILT/2, 80 the initial reflected midpoint voltage is
'(O) _ ~ IL T/2
Vs - 2N ± C!
1
Using the known values of v~{O) and I" (6.6) through 6.9) can be solved by computer
by adjusting vo{O) until the system converges to vo{T/2) = vo(O) and < is >= IL •
6.2.6 Droop Characteristic
The output voltage of the isolation stage will droop as the loa.d current is in-
creased. This phenomenon is easier to understand if some simplificat.ions are made
in the converter model of Fig. 6.5a. Let us assume that OJ and Co are large enough
that their ripple voltages are negligible. Then the converter model reduces to that
of Fig. 6.6a. The average value of is in this model is I L , as before. The current
is is driven by a droop voltage av across L,. and R.. The behavior of ~tt can
be deduced from that of is, which is shown in Figure 6.6b. In each half-cycle, is
starts at the value I, (given by (6.5)). If the time constant L,./R, and the switching
period T are comparable in magnitude, then is has an exponential envelope such
that the area under it and that under the 1L curve over a half-cycle are equal. The
exponential current is shown as iSE in Fig. 6.6b. If, on the other hand, L/,/R, ~ T,
ihen is, starting at I., ramps linearly during the half-cycle, again subject to the
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Figure 6.6: Equivalent circuit of the converter and secondary current waveforms
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condition that the areas under the is and IL curves are equal, &s shown by curve iSL
in the figure. Wi.th is known, 8v is easy to compute. The case L1./R. ~ T, which
can be obtained by making the the switching frequency high enough, is particularly
important, because in this case ~v ~ VL, so that
Ii. - L 2(h - I.) _ 4L h - I.
v - I. T /2 - I. T (6.17)
The droop voltage Av is therefore propori;ional to the load current IL , 80 that L,.
and R. behave incrementally like a lossless resistor equal to
(6.18)
'fhe design value of the droop resistor can be controlled principally by varying L",
and T. Note that since I. 0:: 1/,;r;;-., L,. provides 8. very effective way to control Rd.
The expressions (6.6) through (6.9) given in Section 6.2.5 can be used to determine
the droop characteristic more accurately if necessary.
Because of the droop resistor, the isolation stage is able to very effectively solve
the problem of the instability that exists at the inpllt of point-of-Ioad converters
with filters. This issue is the subject of Chapter 8.
6.3 Design Issues
6.3.1 Value of Leakage Inductance
The energy in the leakage inductance Lip at tt, the start of the switching interval
in Fig. 6.3b, determines the amplitude to which VB will ring. Since the current is
fixed by the power rating of the converter and the input and output voltage, the
leakage inductor value is the 'Primary design parameter that can be adjusted to
control the amplitude of VB.
If Lip is large enough to give zero voltage switching at high I08~d, increasing it
maintains thislo8s1es8 switching as the load current decreases. However, the starting
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current I, of the new half cycle, given by (6.5), is typically less than the average full
load current, and increasing L,p makes I. even smaller. ASBulning the current during
the half cycle of operation to be trapezoidal, as shown by the solid curve in Fig. 6.7b,
this reduction of I. leads to an increase in the final value of is to get the desired
average output current. The rms value of is is therefore bigger, and the conduction
losses in the circuit are increased, especially in the primary side MOSFETs. But
more important is the fact that the charge going in and out of the output capacitor,
which is the area between the curves of is and I L in Fig. 6.7b, is greater, leading to
the use of a larger capacitor. The combination of larger Lip and smaller I. also lead
to a larger output voltage droop.
If Lip is instead kept low to alleviate the problems just. described, then at. some
light load, the energy in the inductor will be too small to make the voltage VB ring to
zero, and the next MOSFET will turn on with a voltage vns = Vi-Vb across it, where
Vb is the ringing amplitude of VB. The output capacitor of this MOSFET will be
discharged dissipatively to zero through its channel resistance, a.nd the capacitor of
the other MOSFET will be charged to Vi dissipatively through the sante resistance.
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It is therefore important to know the amount of initial inductor energy required to
ring VB to a given anlplitude, and the energy lost during the dissipative turn-on of
the MOSFETs This very problem was analyzed in Section 3.5.2, and the conclusions
reached there are valid here as well. One conclusions was that if ltb is quite close
to, but less than Vi, the energy lost by turning a MOSFET on with a small voltage
across it is negligible.
Another was that for nonlinear capacitors, the inductor energy required to ring
VB through an amplitude in the vicinity of lti decreases very rapidly for small re-
ductions in the amplitude. This, coupled with the fact that the energy lost when
ltb ---+> Vi is very small, means that the required leakage inductance can be reduced
greatly by choosing ltb just less than Vi.
6.3.2 Center-Tapped Secondary
The analysis of the switching transitions in Section 6.2 was made assuming a full-
bridge of rectifier diodes, which has two rectifiers in each current path. However, a
center-tapped secondary topology, which has one rectifier in each current path, will
be preferred in practice when the output voltage is around 50 V or less, because
it approximately halves the rectifier conduction loss, which is the main source of
power loss in the converter. If the two secondaries in a center-tapped transformer
are tightly coupled, then the two secolldary voltages are always equal to each other
in value, and the ringing behavior of the circuit is as already explained. But if a
significant amount of leakage inductance exists between the secondaries, then at
the end of the leakage inductance/rectifier capacitor ring, the secondary current
excites another ring between the secondary-to-secondary leakage inductance and
the capacitance of the rectifier turning off. The voltage across the off rectifier rings
beyond the clamping voltage (in this case toward 41/0 if the capacitors are linear).
The stress on the rectifiers is incL"eased, and the energy in this ring is subsequently
dissipated. If the two secondaries are bifilar wound, their coupling can be made very
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Figure 6.8: DC component of magnetizing current due to unbalanced MOSFET
duty ratios.
tight. TIns was the strategy followed in the prototypes~ and the excellent coupling
attained is illustrated by the almost total absence of ringing in the transformer
secondary voltage shown in Fig. Sb.
6.4 Transformer Flux Balancing
If the MOSFETs are on for unequal amounts of time, this adds a de component
to the magnetizing current of the power transformer that can saturate its core. IIow
this arises is explained with the aid of Figure 6.8.
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Figure 6.Ba represents the eire.uit with a duty ratio mismatch that makes the
on-tilne of Ql more than that of Qt. Because of this, the avera.ge voltage at the
junction of the bus-splitting capacitors is greater than ~/2 by AVi. Because of
the droop characteristic described in Section 6.2.6, the output voltage is less than
~ = (Vi/2)/N by 6.vo • During normal circuit operation, charge is put into Cil and
out of Ci2 when Ql is on, and taken out of Cil and put into Ci2 when Q2 is on. In the
steady state, the charge put into the ca.pacitors is equal to that removed. Assuming,
for simplicity, a primary current that ramps during each half-cycle, the primary side
current waveforms look as in Fig. 6.8b for the case when the on-time of Ql is at
more than T /2 and that of Q2 is correspondingly less. The magnetizing current
(whose ac part is neglected in the analysis because it has no effect on the result)
then has a de component 1M flowing in the positive direction. The magnitude of
this component is computed as follows.
The charges put into and taken out of the capacitors from half-cycle to half-
cycle are the positive and negative areas under the ip curves. The charges ilQQ1
and f),.QQ2 transferred while Ql and Q2 are on are, respectively,
(6.19)
(6.20)
where 6./1 and ~I2 are the changes in the in the currents during the respective
half-cycles due to the voltage across Lip and are given by
1
M
= ~t I ~vo~t ~\Ji(T/2) { ( ~t )2}
T/2 LP + L,p- - 2Lrp 1 + T/2
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(6.21 )
(6.22)
(6.23)
(6.24)
where the simplification in the expression for 1M is made because At ~ T /2, The
expression for the de magnetizing current shows it to be proportional to the Inis-
match between the duty-ratios, and to the load current. A small mismatch in the
duty-ratios will saturate a power transformer that is designed with a srnall magne-
tizing current to minimize the MOSFET conduction losses. The next chapter will
quantify the tolerance required on the relevant control-circuit elements to keep 1M
within specified bounds.
6.5 Full-Bridge Versus Half-Bridge Primary
It should be clear from the discussion in this chapter that the fundamental change
between this and standard topologies is the removal of the output inductor. The pri-
mary side topology can equally well be a. phase-shifted full-bridge operated at unity
duty-ratio. Since the phase...shifted full-bridge has no primary side switching losses,
the two topologies will have the same conduction losses if each of the MOSFETs in
the full-bridge has twice the on-resistarlce of the MOSFET used in the half-bridge.
The only doubtful issue is the performance of the transformers for the two topolo-
gies. The core losses of the transformers, which depend principally on the switching
frequency I, and the magnetic flux density in the core Be are the same if the nUlnber
of primary turns in the full bridge is twice that in the half-bridge. However, it is
not clear which of the two transformers has the smaller copper losses, bec.ause the
proximity losses in them increase in a complicated way with the number of layers
of turns. The procedure for calculating proximity losses is outlined in Appendix B.
Because the transformers must be safety isolated, and bec.ause t.heir secondary-t.o-
secondary leakage inductance must be minimized, we are lnore or less constrained.
to the transformer design of Fig.C.2e in Appendix C. If the transforIr,ers for t.he two
topologies are designed for the saIne peak flux density, and therefore the same core
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Figure 6.9: DC conduction and and proximity losses for B. transformer for a full-
bridge primary (Np = 24) and for a half-bridge primary (Np = 12) topology.
losses, the transformer for the full-bridge will have twice the number of turns (and
layers of turns) in the transformer for the half-bridge. Using the methods developed
in Appendix C, the losses in the two primaries, shown in Figure 6.9, are about the
same. 'I'he reason for this is that the increased proximity losses in the coil with
twice the layers are offset by the lower primary current. The secondaries for the two
transformers are identical, and therefore have the Harne losses. Therefore from the
point of view of the transformer losses the full-bridge and half-bridge primaries are
equivalent.
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6.6 Summary
This chapter has presented the theory of operation of a half-bridge operated at unity
duty ratio without an output inductor. It has shown that tllis mode of operation
eliminates· all the topology-dependent switching losses (the reverse recovery and
reverse leakage losses of the semiconductor devices still remain). It has also discussed
the issues that are important to the successful design of practical circuits.
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Chapter 7
Prototype Half-Bridges Operated
at Unity Duty Ratio
This chapter describes the control circuit for and the prototypes of the isolation
stage operated at 100% duty-ratio.
7 .1 Control Circuit
7.1.1 Duty Ratio Equalization
Two prototypes of the half-bridge detscribed in the previous chs,pt.er were built? Pro-
totype 1 with diode output rectifiers, and Prototype 2 with synch.ronaus rectifiers.
These prototype are, as already mentioned, controlled open-loop. The prototYIJes
do have feedback regulators, but the purpose of the feedback is to keep the duty
ratios of the two primary-side MOSFETs equal, to avoid sat.uration of the core of
the power transformer.
The control circuit for both prototypes is shown in Fig. 7.2. Prototype 2 requires
extra control circuitry to drive the synchronous rectifiers. This extra circuitry is
shown within the dashed box and will be described in Section 7.2.1. One of the
primary functions of the control circuit is to generate the gate-drives {or and equalize
the duty ratios of the primary-side MOSFETs. The MOSFET duty ratios Dn1
126
VB
differential
mtegrator
C3
Ie
. . dead+
~ lDle
'h fC4 QlI
SUl
~
to gates
L.nJIe Q2lIf:g 3
. . IC S
disab1r
overcgn:n +overvo tage
soft
c~start
Figure 7.1: Simplified control circuit for isolation stage prototype using diode recti-
fiers
127
Q2
Q1
___ -.1
----I
1C20 I
I D
ml
I
I
I
I Dm2
I
1
I
IN SERlBS wrrH
POWPR 1RANSR>RMER
PRIMARY
74HtDl
74HCOB
Ie,
,I Klle
~c. 74HQII
:C'2 1N914
- lea
It RIO
C 6 I
18!lp -=:=-
680 R 12 I C 74HQII
R 1N914 D ":'" 7 Ie19
680 13 .. i 5 r---
31.6k
Ie)7
Ie
+ 4
I--~~----~M------
I ~680Rll .. ,D4 ~
O.04'7J1, I
D
ell
.----J( 3. 3.6V
1
I
I
- I
1-' - i
LMl58
R 3~
- -=- 4.22k
IC2 R.6 I LM1SS
24.9t _ C 4
-=" O.047j.1.
R 1
V'1
VE
IC 12
;l~ CIt ~3 1 R~ ... I I LM319A
REXT/CEXT I 15 I ~81 11N914
CEXT
I II' C74HC123
IC13 1D 12
CLR Q~B
A Q 13
REXT/CEXT
2.7k
I CEXT
74HC123
L
LM319
3L6t
! .1U C S
IJi.
-
~
....
OQ
=t-t(I
--t
~
..
0
0
a
~
.....
It
e0+-
n
n
0
='eo+-
P-t
e-
n
....
~
1--& n
~
=00 ....eo+-
~
~
....
CD
0
.....
;»
eo+-
....
0
::s
co
e*'
p.1
OQ
n>
~
t--t
0
e-t-
0
c:+
to<
'"CS
~
~
are equal at 50% when the av~rage value of the voltage VB at the junction of the
MOSFETs equals ~/2. Accordingly, the control circuit is designed to monitor VB
and use feedba.ck to make its average value <1)B> = ~/2. In the control circuit, VB
is monitored by the R1 - R3 potential divider. The capacitor 0 1 and resistors R1
and R3 in Fig. 7.2 form a passive low-pass filter that extracts <VB> from the signal
sensed in the power circuit. The other signal, ~/2, is sensed by the R2/ R4 potential
divider, which also has a low pus filter with the same cut-oft' frequency so that the
impedances of the two paths are the same at all frequencie8. The condition <VB>
= ~n/2 is satisfied when
or
<VB> R4(R1 +R3 )
---=-----~ R3(R2 +R4 )
The average value of the voltage at B in the half-bridge is
(7.1)
(7.2)
(7.3)
where Dm is the fraction of the switching period that Ql is on. (The fraction of the
switching period that Q2 is on is 1 - Dm .) Hence
(7.4)
It is quite straightforward to determine the effect on Dm of uncertainties in the
values of the resistors in the dividers. Equation (7.4) gives Dm as a function of
th~ resistors .. The input voltage to the isolation stage is 390 V, while the voltages
at the inputs of the differential integrator in the control circuit are about 2 V.
Consequently, R I ~ R3 and R2 ~ R4 • Therefore, as far as the addition terms
R1 + R3 and R2 + R4 are concerned, the tolerances of R2 and R4 are insignificant
compared to those of R I and R3 if all the resistors have the same tolerance. Thus
(7.5)
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Therefore, the percenta.ge tolerance in the value of D m is the sum of the percentage
tolerances of the four resistors:
This expression for Dm can be used to determine the tolerances on the potential di-
vider resistors to keep Dm within a specified accuracy range. The required accuracy
of Dm is obtained 88 follows. If the resistors R1, R2 , Rs and R4 are mi8matched,
they will cause a mismatch of at in the on-times of the two MOSFETs, i.e .. ,
at
Dm = O.5± T
The percentage change in Dm is therefore
(7.7)
(7.8)
Equations (7.6) and (7.8) relate the resistor tolerances to the imbalance in the on-
~ime8 of the MOSFETs.
7.1.2 DC Value of Magnetizing Current
Very high tolerance resistors R1 , R2 , Rs and R4 should be used in the potential
dividers to minimize mismatches between the duty ratios of the MOSFETs. As
shown in Section 6.4, the magnetizing current has a de component proportional
to the mismatch between the duty ratios. Since the magnetizing current of the
transformers is made large to avoid primary side conduction losses, this current
does not have to be very big to saturate the cores. The de nlagIletizing c.urrent. was
given by (6.24) in Section 6.4 as
(7.9)
For any converter design, ILP, Lip and T are known and fixed. The volta.ges ~Vi
and Llvo can be calculated from the load conditions. The quantity avo is t.he
droop voltage, and can be calculated from the expressionu given in Sections 6.2.5
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and 6.2.6. For a given transformer design, the maximum de ma.gnetizing current
1M to avoid core saturation is known. E~uation (7.9) can therefore be used to
determine the maximum permissible fi.t for this r:'l.rrent. Then (7.6) and (7.8) ca.n
be used to determine the tolerances required on tL ~ poter"tial divider resietnrs to
avoid exceeding this current.
7.1.3 Generation of MOSFET Gat~ Drives
The MOSFET gate drive signals are generated as follows. The voltages VB and \Ii in
Fig. 7.2 are fed to voltage followerslC t and 102 whose outputs are the anologs <v~>
and ~'/2 of <VB> and l'i/2 respectively. These analogs are fed to a differential
integrator lea whose output voltage is constant only when <VB>= l'i/2. Resistors
R" and Be, and capacitors C3 and C4 must be closely matched in value to ensure that
the output voltage of the integrator is just the integral of the difference between the
input voltages with no spurious components. The output voltage of the integrator
is compared to a sawtooth by comparator IC4 to produce a square wave. A second
square wave is created by inverting the first 01..~, and these two signals, with their
low-to-high transitions delayed to generate the dead time required for MOSFET
switching, are the gate drive signals. The feedback action of the circuit makes the
output of the integrator change in such a manner as to oppose deviations of <VB>
away from ~/2, that is, to force the duty-ratios of the MOSFETs to be equal.
Because the source of the MOSFET in the upper leg of the half-bridge is not
at ground potential, the gate-drive signals in Fig. 7.2 are fed to the MOSFETs
through pulses tra.nsformers. The pulse transformer circuit. is shown in Fig. 7.3.
This circuit has the advantage over conventional circuits in that it always delivers
the same voltage to the gate of the MOSFET irrespective of t.he duty ratio of the
drive signal. In this circuit, diode DG1 and DG2 prevent t.he output voltage of the
TSC4420 gate drive Ie from rising above the supply voltage (+15 V), and from
falling below ground, respectively. During normal operation the de value of the
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Figure 7.3: Pulse transformer circuit
primary Ride gate drive voltage appears across CGI , while the ac voltage appears
across the transformer TG~ The duty ratio of the signal may suddenly fall to zero
during transients. When this happens, a negative step of voltage is imposed across
the magnetizing inductance t)f TG' ringing it with OGI. The voltage across Cal
attempts to ring below zero, and is only prevented from doing 80 by DGs •
During normal operation the de value of the secondary side voltage appears
across CG2 • The gate-source vDltage of the MOSFET is therefore equal to this de
voltage plus the ac value. If the duty ratio of the signal changes, the voltage across
CG2 adjusts. For example, if the duty ratio decreases, the voltage across CG2 initially
remains the same. Then, because the positive-going portion of the ac voltage has a
larger peak than before, the reverse voltage across DG3 attempts to increase above
10 V. As a result, CG2 is discharged through DG4 and Dos until the voltage across it
has fallep enough to counterbalance the increased posit.ive excursion of the signal. If
the duty ratio increases, the voltage across D G4 tries to increase a,bove 3.9 V because
the negative peaks of the signal are larger than before. Then GG2 is charged t.hrough
the zener diodes until equilibrium is reached again. With this circuit, therefore, the
MOSFETs are always driven by a gate-source voltage of constant amplitude, no
matter what the duty-ratio of the signal.
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7.1.4 Other Functions
Soft-start is built into the circuit via ICe, IC9 , Je'f" and the soft-start elements R I7
and 0 9 • During soft-start, 0 9 charges slowly from zero to the supply through R17 ,
causing the output voltage of comparator 105 to be a series of pulses of increasing
length. These pulses gate ICe and ICg , causing the duty ratio of the gate drive
signals to rise slowly from 0% to 50%, a.nd turning on the converter softly. The
feedback action of the circuit forces the gate drive signals to have approximately
the same duty ratio during this time. Soft-start ends when the voltage across Co
exceeds the amplitude of the sawtooth, and the output of IG's stays high.
The converter can be shut down by discharging C9 to zero. When necessary, this
is done by overcurrent, overvoltage, or disable signals, which are connected to the
soft-start circuit using wired-OR logic. When the shutdown signal is removed the
converter 80ft-starts again.
7.2 Power Circuit Prototypes
7.2.1 Synchronous Rectification
We investigated the use of synchronous rectifiers to see their impact on the efficiency
of the circuit. When used with synchronous rectifiers, this particular topology has an
interesting property. Referring back to Fig. 6.3{e), the two rectifiers turning off do so
when the inductor current is falls to zero at t 4 • But the synchronous rectifier can be
left on even after this point, allowing is to reverse. When the synchronous rect.ifiers
are finally turned off, their current at this point adds to the starting current I s in
(6.5). Therefore, is during the cycle can be shaped by varying the turn-off delay of
the synchronous rectifiers. Since synchronous rectifiers are resistive, it is therefore
possible to keep their dissipation down by shaping is to Illinilnize its f.m.B. value.
But there is an even more important benefit to be realized. The charge flowing out
of and into the output capacitor in a half-cycle is the area bet.ween the c,urve for
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IPart IPrototype 1 [prototype 2
C1 ,C2 1.76 J.L F 0.88 JL F
r-c,'o 28 ,t F (see text) 13 Ii, F (see text)
Ql,Q2 2x IRFP460 2x IRFP460
T1 see text see text
L3 4 It H 6.3 JL H
D~,D~ 1.5x MUR1615 MTH35N15
Table 7.1: Parts lists for prototype isolation stages. Prototype 1 switches at 135
kHz, and Prototype 2 at 250 kHz.
the average current IL, and that for the secondary current, is. The output voltage
ripple, which ill proportional to this charge, can therefore be controlled by shaping
is. In addition, the rectifiers can be turned on late, the current being initially
carried by their antiparallel diodes. This leads to a slight increase in the initial
rectifier dissipation, since for proper synchronous rectifier operation the on-state
voltage drop of the anti-parallel diodes should be greater tha.n the cha.nnel drop,
but is otherwise harmless. Because turning the synchronous rectifiers on and off
late is largely harmless, they can be driven by delayed versions of the gate drive
signals of the primary side MOSFETs. In the control circuit shown in Fig. 7.1.1 the
delayed signals are generated by the circuitry in the dashed box.
7.2.2 Prototypes
Two prototypes converters were made and tested. Four-layer PCBs and off-the-shelf
components were used. Prototype 1, pictured in Fig. 7.4(a), uses diode rectifiers, a~d
prototype 2 uses synchronous rectifiers. As suggested in the previous section, center-
tapped power transformer secondary windings were used to improve the efficiency
of the circuit. There are now only two rectifiers D~ and n; in each current pa.th.
The list of parts (as defined in Fig. 6.1) for the power c.ircuit.s is giveri in Table 7.1.
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Figure i .4: Prototype convert,ers. (a) Prototype 1 ,,"it.h diode rert.ifiers. (b) Proto-
type 2 with synchronous rectifiers.
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7.2.3 Design of Po'Wer TransforlDers
In prototype 1, T1 is actually two transformers wound on PQ3230 cores with Magnet-
ics P-material ferrite. Copper foil with a thickness of 2 mil was {lsed for both trans-
former windings. Each transformer had a turns ratio of Np/Ns = (12 turns)/(7 turns).
The secondaries of the transformers were connected in parallel, each with its own
rectifiers D~ and D;. The primaries of the two transformers were connected in series
to force the secondaries to share the load current. The tra.nsformers were designed
for minimum total power losses in the 125 kHz range; the results reported here were
measured at 135 kHz.
Prototype 2 uses three transformers, again with the primaries in series and the
secondaries in parallel. The transformers used TDK LP3213 core with PC40 ferrite
material. Copper foil 2 mil thick was again used for the windings, each transformer
having a turns ratio of Np/Ns = (6 turns)/(5 turns). Each secondary was connected
to one synchronous rectifier, giving a total of six rectifiers. These transformers were
designed for 250 kHz operation, which was the frequency at which this prototype
was tested. The connection of the transformers and output rectifiers in the two
prototypes is shown in Fig. 7.5.
7.2.4 Practical Considerations
Because the proper operation of this circuit requires the parasitic inductances in
the circuit to be low, careful attention must be paid to the component layout. An
output capacitor with low ESL and low ESR must be used. Multilayer cera.mic
capacitors were found to be best. Many of these were connected together in parallel
to meet the capacitance requirement, affording the added advantages of reducing
the overall ESL and ESR, as well as limiting the current in each capacitor to a safe
value.
The vlIlue of leakage inductance required is several mic.roHenries i which is too
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Figure 7.5: Power transformer and output rectifier configuration in prototype con..
verters. (a) Configuration in diode rectifier prototype. (b) Corlfiguratioll in syn-
chronous rectifier prototype.
137
IS
P
(W)
10
o 0.2
Np .12
Ns .. 7
0.4 0.6 0.8
'CIa
1
Figure 7.6: DC conduction and and proximity losses for a transformer for a 1.5 kW
isolation stage. (a)
big to be designed into a transformer. A separate leakage inductance was therefore
added.
7.2.5 Performance of Prototypes
Figure 7.6 shows the de and proximity losses in the power transformers for Pro-
totype 1. The power loss calculations were done for the first 20 harmonics of the
current according to the formulas of Appendix B. Each transformer has interleaved
primaries and secondaries as in Fig. C.2e. It is used with an identical counterpart,
with the primaries of the two transformers connected in series, and the secondaries
in parallel. The turns ratio for each transformer, Np/N, = (12 turns)/(7 turns), was
chosen to minimize total transformer losses with a Ferroxcube PQ3230 core using
P ferrite material. The core losRes total 5 W, 50 that the total transformer losses
equal!! W.
Figure 7.7 shows some waveforms from Prototype 1 when switching at about
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otime: 500 ns/div.
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Figure 7.7: Waveforms fronl Prototype 1 at. a swit.ching frequency of 135 kHz. (a)
Voltage at node B and gate-drive voltage for Q2, showing zero-voltage swit.ching.
Peak value of VB is 390 V. (b) Voltage at node B with a peak value of 390 V, (c)
Full load prilnary current (scale: 5 A/div.). (d) Priulary current. at. 25% load (scale:
5 A/div.). (e) Transformer secondary voltage (scale: 50 V/div.).
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Power Level Prototype 1 Prototype 2
(% Load) 11 (%) 11 (%)
100 95.7 95.0
75 96.0 95.0
50 95.2 94.5
25 87.8 93.8
Table 7.2: Efficiency of prototype isolation 6:",ages. The power is normalized to 1390
W. Prototype 1 switches at 135 kHz and Prototype 2 at 250 kHz
135 kHz. Part a of tile figure shows the midpoint voltage VB together with the
gate drive signal to the bottom MOSFET Ql at full load, and illustrates that zero
voltage switching of Ql is achieved. The voltage across one of the transformer
secondaries is shown in part b of the figure. It is very well clamped, as a result of
the careful minimization of parasitic inductances. Parts c and d of the figure show
the primary current ip at 100% and 25% of full load, respectively. Note that in
part d of the figure, the initial current in each half-cycle of operation is greater than
the required load current. Consequently, i p decreases from its initial value, and
the output voltage is larger than the reflected primary voltage. The output voltage
droop between 25% and 100% load is 4 V, and the peak-to-peak ripple 3 V.
The efficiency of the prototypes is ~iven at three power levels in Table 7.2.
Prototype 1 switches at 135 kHz, and Prototype 2 at 250 kHz. Full power is
taken to be 1390 W. At lighter loads, the efficiency decreases, because zero-voltage
8witching is lost. The leakage inductances were 41tH in prototype 1 and 6.3 pH in
prototype 2. TIle full power efficiency of Prototype 1 corresponds to total losses
of about 62 W. The expected total losses, at 66 W, were close to tllose nleasured.
The breakdown of these losses is: MOSFET conduction - 12 W; rectifier cOllduction
- 28 W; transformers - 22 W; control - 2 W; and rectifier reverse recovery and
switching - 2 W.
140
7.2.6 Rectifier Reverse Recovery Losses
We had hoped to use Schottky diodes as rectifiers, being under t.lle im,pression
that their reverse recovery time was insignificant. The devices chosen were the
International Rectifier 10CTQ150 150 V, 10 A devices. But they kept failing, and
we discovered that their reverse recovery time was bet\\reen 100 and 150 ns, far in
excess of what we had anticipated. We replaced them ,vith the 35 fiB ~1UR1615CT
bipolar diodes, and the efficienciep of the prototypes immediately i.mproved to the
figures quoted in Table 7.2. Although the bipolar devices have a higher on-state
voltage than Schottkys, this was compensated for by their very low reverse recovery
time and negligible leakage current.
7.3 Summary
This chapter has described the control circuit and prototypes for the unity duty
ratio isolation stage analyzed in Chapter 6. It has presellted results that confirm
the extremely high efficiency expected of the converter on the basis of the discl\8Sions
in Chapter 6.
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Chapter 8
Stability of the Distribution Bus
8.1 Objectives
In de\~eloping an optimum front-end converter, this thesis ha.s, to this point, treated
the problem from the efficiency standpoint. To this end, modified and improved
ways of operating the standard topologies have been investigated. The result has
been the development of the highly efficient front-end converter presented in Chap-
ters 5, 6 and 7. However, efficiency is just Olle of several important performance
measures. Another vital consideration is the stability of the overall distributed power
supply system. When the front-end converter and the point-of-Ioad converters are
integrated, filters have to be interposed between them to mitigate the deleterious
effects of the harmonic currents generated by the switching action of the converters.
Unfortunately, instability often attends the addition of these filters to the system.
This instability is due to the fact that the low-frequency input ilnpedance of dc-
dc converters is a negative resistance. This negative resistance can interact with the
filters to cause oscillations. The purpose of this chapter is to investigate and compare
the stability properties of the distribution bus when the front-end converter is either
a regulated unit or the unity duty ratio, unregulated isolation stage described at
length in Chapters 6 and 7.
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Figure 8.1: Distributed power supply, showing filters
8.2 The Stability Problem
Consider the typical distributed power supply shown in Fig. 8.1. The distribution
bUB filters F are required to stop the current ripple of the point-of-Ioad converters
from propagating jnto the front-end converter. They also smooth the voltage to the
inputs of the point-of-Ioad converters.
(8.1)
At low frequencies where the loop gain of a regulated converter is much greater
than unity, the converter's output voltage remains constant during changes in its
input voltage. This results in a constant output power. Therefore, as the input
voltage increases, the input current must decrease, and vice-versa, so that the in-
cremental input impedance of the converter is a negative resistance. Modeling the
load to the converter as a resistor RL , its low frequency input impedance is
dVi d P Vi 2~ 2Zi = - = - - = - - == - JL - == -I'· RL == - Rndli dli Ii Ii IL
where Vi and Ii are the input voltage and current, ~ is the output voltage, IL is the
load current, P is the power, and It = Vi/~ is the input/output voltage conversion
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Figure 8.2: Circuit to illustrate the stability problem
ratio.
The negative input resistance - Rn is what may cause the instability that we are
considering in this chapter. The essential nature of this problem can be illustrated
with a simple circuit. Consider the system shown in Fig. B.2 which represents a
voltage source ~ modeling the front-end converter, a simple filter L..G with para-
sitic positive resistance R", and a negative resiptance Zi = -Rn modeling the low
frequency input impedance of the point-of.-Ioad converter. The source voltage.. to-
converter input voltage transfer function of this system is
Vi(S) l/LC N(s)
v,(s) = 82+s {& - _l_} + Rntp = D(s)
LORn LC "
(8.2)
This system is stable if all the roots of the characteristic equation D(8) are in the
left half of the s-plane. Because D(~) is a quadratic in " this condition is satiafied
when all the coefficienis of all the powers of s are positive. Therefore, for stability,
it is required that
(8.3)
and
(8.4)
The resistances in practical circuits will always be such that Rn » Rp , since oth-
erwise the power dissipated in Rp is comparable to that delivered to the load, and
the system becomes extremely inefficient. The stability of the system is therefore
determined by the second condition (8.4).
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In practice, the stability problem is more complicated than thin. This is because
the closed-loop incremental input impedance Zi of most regulated converters is not
just a negative resistance. This impedance will have the shape of Fig. 8.3a for the
typical buck converter shown in Fig. 8.3b. In this curve, the low-frequency value
of Zi is the negative resistance _JL2RL = -Rn. As the loop gain of the feedback
regulator falls off at higher frequencies, Zi begins to approach the reflected open..loop
input impedance of the averaging filter R.-Lo·Co of the converter (a simple buck
converter is shown here). This is just the input impedance of a series RLC circuit,
which falls to a minimum of R. at the series resonant frequency. The complex
nature of Zi complicates the interaction between the input filter and the converter,
so that the condition for the stability of the system can be either more or less
restrictive than (8.4) suggests, as [35] shows. Before describing possible solutions to
the stability problem, we will first outline a systematic method for analyzing it.
8.3 Method of Analysis
Several papers have appeared in the literature dealing with the stability problem[34,
33, 35, 36, 37, 38, 39, 40, 41]. Middlebrook made one of the earliest and the roost
careful examination of the issue in [35]. Since Middlebrook's analysis of the stability
problem is the best done to date, his methods and results will be followed in this
treatise.
The analysis is based on separating the system into two stable subsystems. One
subsystem is the point-of-Ioad converters, while the other is the filter and the front-
end converter feeding it. The point-of-Ioad converters are stable when driven from
a stiff voltage source. Similarly, the filter and the front-end COllverter that feeds
it form a stable system. A general expression for the interaction between the two
subsystems can be derived by replacing the filter and source with their Thevenin
equivalents, and the converter by its input impedance, as shown in Fig. 8.4.
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The overall input-outp\lt transfer function H 12 is given by
(8.5)
where HI is the voltage transfer function from the front-end converter to the output
of the unloaded filter, and H2 is the input-to-output voltage transfer function of
the point-of-Ioa.d converters. Zo is the output impedance of the filter/front-end
converter subsystem, and Zi is the input impedance of th~ front-end converters,
which is a negative resistance at low frequencies. Since HI and H2 are stable, the
interaction function Hi = 1/{1 +Zo/Zi) must also be stable for the complete system
to be stable. The stability of Hi can be investigated using the Nyquist criterion.
Whatever the actual filter topology, its purpose calls for it to have 8. low-pass
characteristic from its input to its output voltage, or equivalently, from its output
to its input current. Therefore, at low frequency, Zo equals a resistance R", which
represents the series resistance of both the filter and the source. Assume that Rp is
an actual, dissipative resistor. Since the power dissipated in this resistance is R"I2 ,
and that delivered to the load converter is RnI2 , it is important to have R" ~ Rrn
for the system to be efficient. Even if R" is not an actual dissipative resistor, but is
rather the result of the output impedance of the front-end converter, this resistance
is not likely to be significant in comparison to Rn, since if it were, the corresponding
droop of the distribution bus voltage would be excessive. As long 8S the condition
Rp ~ Rn is satisfied, there is no stability problem in the low frequency region
because
(8.6)
Zo will, however, exhibit peaks at the resonant frequencies of the filter, where, it
is therefore possible to have IZol > IZil. In this case a detailed analysis of the system
will show whether it is stable or not. However, a widely used meth.od to ensure the
stability of Hi is to satisfy (8.6) over the entire frequency range. 'l'he solution to
the system stability problem then reduces to da.mping the filter to lteep its resonant
peaks much smaller than IZil. We will adopt this approach to the problem.
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804 The Distribution Bus
We will first define the problem to be solved. Figure 8.5a shows a distribution bus
with filters. The bU8 voltage produced by a front-end converter is represented by its
output voltage ~ and output impedance Zoe. The impedance Zoe might contain the
damping resistance R" of the system. Indeed R", augmented by an actual resistor,
might be the dominant component of Zoe. Each point-of-Ioad converter has its own
single section input fiiter L-C, and is represented by its input impedance Zi which
equals -R". at low frequency. The filters can be combined into one equivalent filter
whose inductor £1' capacitor 0 1 and load Zie are the parallel combinations of all the
respective elements in the original system. This is shown in Fig. 8.Sh. The solution
to the stability problem consists of damping the resonance of the filter L1-C1 80 that
the impedance looking back into it from Zit: is much less than Zie at all frequencies.
The two most direct ways to obtain the required damping are to add a physical
resistor to the filter or to use the real part of the output resistance of a regulated
front-end converter. Neither one of these methods is entirely satisfactory, &s will
be shown in Sections 8.5 and 8.6. Section 8.7 proposes a different way to obtain
this damping. We intend to show that the droop characteristic of the unregulated
isolation stage in the front-end converter provides a lossles8 damping resistor that
will solve the stability problem with little penalty.
8.5 Damping with a Resistor
The usual method of damping the resonance of the filter (or resonances of a mul-
tisection filter) is to use an actual resistor. But unfort.unately, 110 matter how the
resistance is added to t.he filter, there are disadvantages. Figure 8.6 shows four ways
to add damping resistance Rp to a single section filter. In the first case Rp is in the
path of the de current of the point-of-Ioad converters and it may dissipate significant
power. In the second case it is in the path of the switching current of the converters
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Figure 8.5: A distribution bus with filters. (a) Typical bus, showing the source
voltage, an impedance which includes the source impedance and possible dalnping,
filters and loads representing the point-of-Ioad converters. (b) An equivalent system
with the filters lumped together.
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and may again dissipate too much power as well &s reduce the effectiveness of the
filter. In the third case a large de blocking capacitor is required in series with R".
In the fourth case it degrades the effectiveness of the filter. Thus tile addition of a
dalnping resistor always carries a penalty.
8.6 Damping with Feedback
We will now investigate the option of letting the real part of the output impedance
Zoe of the front-end converter damp the filter resonance. Zoe clearly depends on
the type of feedback regulation used in the front-end converter. We will consider
current-mode control of the converter, since this has become the standard mode of
regulation.
The closed-loop incremental output impedance of a regulated converter with
output voltage feedback can be written as
z _ Zop
oc - 1 +A(s)B(s) (8.7)
(8.8)
where Zop is the open-loop incremental output impedance, A(s) is the power stage
control-voltage to output-voltage transfer function, and B(8) is the regulator output-
voltage to control-voltage transfer function. For a current--mode converter which has
a voltage loop in addition to the current loop, the current loop is standardly absorbed
into a "new" power stage[44, 45]. Then A(s) is the forward function of the "new"
power stage, and B(s) is the feedback function of the voltage loop. The open-loop
output impedance Zop of the current controlled buck converter (the basic topology
for most front-end converters) consists of a resistor Rop in series with an inductor
Lop. The two are in parallel with the output capacitor, as shown in Fig. 8.7, i.e.,
Z _ R&p + sLop
op - s2 LopG'o +sGtoRop + 1
The resistor and inductor are given by[47]
(8.9)
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Figure 8.6: Four ways to add damping resistance to a filter. (a) Resistance in the
de current path. (b) Resistance in the switching current path. (c) Resista.nee across
capacitor. (d) Resistance across inductor.
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Figure 8.7: Open-loop output impedance of a current-controlled converter.
(8.10)
where Lo is the actual output inductor of the converter, Me is the slope of the
current-mode stabilizing ramp, D is the duty ratio, alld ~ is the reflected input
voltage.
In a typical front-end converter, the value of Rop is too small, and the time
constant Lop/Be", too long, for Rop to be a useful damping resistor. Consider, for ex-
ample, a converter with a nominal output voltage of l/;, =50 V a.nd a basic switching
frequency of 500 kHz (at the output) 80 that T = 2 /-La, a.nd a duty ratio range of
0.42 < D < 0.84 so that 59 V < ~ = l/;,/D < 118 V. Let the ramp slope be equal
to the inductor current downslope, i.e .. , Me: = DV,/(D'Lo ), 8.8 is usually the case.
Then when D =0.42, Lop = 91tH and Rap = 6 O. When D = 0.84, Lop = 13 JLH and
Hop = 2.20. Therefore Lop is of the same order of magnitude as the actual output
inductor of the converter Lo , and Rop is a few ohms.
Closing the voltage loop around the converter has the effect of reducing the
output impedance "by the desensitivity factor 1 +A(s)B(s), as shown in (8.7). The
closed-loop output inlpedance Zoe tends to zero at very low frequencies because the
integrator usually found in the feedback regulator makes the loop gain A(8)B(8)
very large. At frequencies above the crossover frequency of the feedback loop, Zoe
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just equals Zop. This is typically just the reactance of the output capacitor, which at
these frequencies is typically much less than the impedance of the series combination
of Rap and Lop. The midband loop gain A( 8 )B(s) is typically large enough to reduce
Zoe to a value that makes its real part Ro too small to damp the resonance of the
output filter adequately. Even where the loop gain is low, and Ro is high, the filter
re8onanc~s will typically occur at frequencies where Zoe is reactive and small. Zoe
is essentially resistive for frequencies much less than the lower of /1 = Rop/(21fLop),
or h = 1/(21rfiopCo). If Co = 13 p,F, as in the prototypes, then h = 12 kHz is
the smaller of the two frequencies.
Now consider the characteristics of typical filters that would interface front-
end converter and point-of-Ioad converters. Let each point-of-Ioad converter be a
discontinuous mode flyback converter. This topology best exemplifies the negative
resistance property of the input impedance, because a fixed amount of energy is
transferred through it in each switching cycle irrespective of the behavior of the
feedback regulator. Therefore, the input impedance of the point-of-Ioad converters
is a negative resistance over a very wide frequency range. The rated power of each
point-of-Ioad converter in our example is Pp = 100 W, the efficiency is 17 = 80, the
switching frequency is f. = 1 MHz, and the input and output voltages are 50 Y and
5 V, respectively. If the power output of the front-end converter is 1.4 kW, 11 of
these units can be paralleled. The effective negative input resistance for each point-
of-load converter is -Rn=-50 y 2/125 W=-20 O. Each point-of-Ioad converter has
its own filter with L = 2 p,H and C = 2 pH, a value that includes all the capacitance
at the input of each point-of-Ioad converter. This system is illustrated in Fig. 8..5.
The resonant frequency of the filter is If = 1/(21rv'LG') = 80 kHz, no matter
how many point-of-Ioad converters are paralleled. At this frequency, Zoe in the
example above is capacitive and therefore damps the filter negligibly. Zoe could in
theory perhaps be made resistive at this frequency if the switching frequency were
made high enough, so that Lop and Go became sufficiently small for /1 and /2 to be
much greater than 80 kHz. But making Zoe resistive around 80 kHz would require
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the s\'litching frequency of the front-end converter to be in the MHz range. At such
a high frequency the switching losses in the front-end converter would become too
large. We therefore see that in this case, feedback damping of the filter is not very
effective.
8.7 Damping with the Droop Resistor
8.7.1 Dynalllics of the Converter
For a distributed power supply system using the two-stage front-end converter with
an open-loop isolation stage advocated in Chapter 5, the distribution bU8 stability
problem has a very simple and elegant solution. For convenience, the block diagram
of the two-stage front-end converter is repeated here in Fig. 8.8a. From the point of
view of the dynamics, this system is effectively two noninteracting subsystems, the
power factor corrected preregulator and the isolation stage. The large energy storage
capacitor Cb of the system is situated on the intermediate bUB between the preregu-
lator and the isolation stage. At the resonant frequency of th\~ distribution bUB filter
where oscillations might occur, Cb serves to isolate the small signal dynamics of the
two subsystems from each other. The very low impedance of this capacitor at tltis
frequency is in parallel with the output impedance of tile preregulator, preventing
it from affecting the isola.tion stage. At the same time, this capa.citor appears as a
stiff voltage source to the isolation stage, and prevents the dynamics of the isolation
stage from propagating back into the preregulator. Therefore any stability issues
are local to each of the two subsystems. In keeping witll the theme of this chapter,
we will treat only the stability of the distribution bus filter.
8.7.2 Small-Signal Model of Isolation Stage
The energy storage capacitor which decouples the preregulator from the isolation
stage appears, as already said, as a voltage source to the isolation stage. The droop
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Figure 8.10: Equivalent distribution bus filter system using the unregulated isolation
stage.
characteristics of the isolation stage, described in Section 6.2.6, look like a lossIes8
resistor Rd connected between this voltage source and the intermediate bus capacitor
Co. The model of the isolation stage is therefore as shown in Fig. 8.9. The exact
value of Rtl. can be calculated from the expressions in Sections 6.2.5 and 6.2.6.
When the switching frequency of the isolation stage is high enough that the leakage
inductance current ramps linearly during a half-cycle, the expression for the droop
resistor takes the particularly simple form given by (6.17) and (6.18):
R - L 4(1£ - 1,,)
d- I. TIL
where the elements, defined in Chapter 6, are as follows. L,. is the secondary referred
value of the leakage inductance, I L is the average load current, I, is the amplitude
of the current in the voltage-driven ring between L l8 and the rectifier capacitance,
and T is the 5witchil1g period.
As an example, the droop resistor for Prototypes 1 and 2 described in Chapter 7
when switching at 135 kHz and 250 kHz, are approximately 0.04 and 0.1 {l, respec-
tively. If these droop resistors were ohmic, they would dissipate 30 Wand 80 W,
respectively, but this energy is instead recovered by the converter.
8.7.3 Stability "With Rd
Now consider the use of the unregulated isolation stage with the filter of Fig. 8.5.
Then the source and its output impedance Zo in Fig. 8.5b can be replaced by the
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isolation stage model of Fig. 8.9 as shown in Fig. 8.10. The previous design procedure
of making Zo < Zie is followed.
The characteristic equation of the system is of third order. The system is in
practice the cascade of a first-order and a second-order section. There will be a
peak in Zo at the resonance of the second order system. This peak is damped by
Rd.
If Cc is very large, 80 that CoRd > ~, then Zo has the general shape shown
in Fig. 8.10b. In the very low frequency range, ~Nhere w « l/(GoRd ), Zo ~ Rd. It
is assumed that Rd « p2 RL , where It and RL are the voltage conversion ratio and
effective output load resistance of the front-end converters. Beyond this frequency,
Zo ~ l/wCb. As the frequency becomes even higher, Cb becomes effectively a short
circuit, and isolates Rd from the L1 and C1 • The left-hand side of L1 is effectively
grounded and
(8.12)
the impedance of an undamped parallel LC circuit. In this frequency range, L 1 ,
0 1 and Rn form the circuit of Section 8.2, and the system can be unstable because
Zo > Zie. It is seen that the effect of a large C2 is to reduce the damping of the
system.
The system can be stabilized by allowing Rd to damp the resonance of £1 and
Gt • This is done by decreasing Co so that CoRd ~~. In this case, Co is
an open circuit at low frequencies, so that Zo is effectively the impedance of the
Rd-L1-C1 parallel resonant circuit. As w rises from a very low frequency, at first
Zo :::::: RD. At resonance, Zo = Q2Rd' where Q = VLt/Gt/Rd. For w ~ 1/.;rJ;J;;,
Zo ~ 1/(wC1 ), because L1 becomes an open circuit.
The minimum value of Co is dictated by the maximUlll allowable ripple on the
output voltage of the isolation stage, and this and stability considerations should
be traded against one another to arrive at the correct capacitor value. In general,
the value of Rd, and the minimum allowable Co, should be such that the Q of the
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resonant circuit is low enough for the peaking of Zo at resonance t,O be negligible.
Since when Co is small, Q ~ JLt/G1 / Rd , the damping of the circuit improves as
0 1 is increased, so this capacitor can be made arbitrarily large.
It is frequently necessary for the filter to each point-of-Ioad converter to have
multiple sections. The design procedure is the same as before. The various filters are
transformed into an equivalent single filter, and the element values in this filter are
chosen to allow Rd to damp all the resonances adequately, subject to the condition
that the other constraints (e.g., the voltage ripple specification), are simultaneously
satisfied.
8.7.4 EX&IDple FrOnt Prototypes
As a. practical example, for the isolation stage prototype with synchronous rectifiers
described in Chapter 7, Go = 13p, F. For a droop resistor of 0.1 fi, as in Prototype 2,
the effect of Go on the filter becomes significant around 10 = 1/{21rRdCo) = 122 kHz.
When the prototype is running at full power and feeding 11 of the point-of-Ioad con-
vertlers described in Section 8.6, tile total inductance in the system is Lt = 2 pH/II
=180 nR; and the total capacitance is Gt = 2 JL F x 11 = 22J.L F. The resonant fre-
quency of the filter is II = 80 kHz. Since /1 < fo, we can approximately ignore the
effect of Go on the filter, a.nd express the quality factor a.s Q ~ ["i:/Gt/Rd = 0.9.
The filter is therefore very well damped.
Note that if the number of point-of-Ioad converters in the system is reduced, the
damping decreases because the total inductance increases and the total capacitance
decreases. For example, if only one point-of-Ioad converter is used, then Q = 10.
The increase in Q will occur even in conventionally damped systems. This problenl
does not occur if the number of point-of-Ioad converters llsed is large, and the
load decreases, because then IZil increases and tIle stability of the systenl actually
Improves.
159
8.8 System Comparison
The advantages of using an unregulated isolation stage are clear. This stage has
a droop resistance which can typically be designed to be large enough to damp
the resonances of distribution bus filters I08slessly, thus greatly easing the stability
problem. On the other hand, in systems where the complete front-end converter
is regulated, various disadvantageous design stratagems have to be resorted to in
order to ensure adequate damping of the filter resonances.
8.9 Summary
This chapter has described the problem of the stability of distributed power systems
due to the negative input resistance of the converters. It has reviewed conventional
methods of solving this problem and highlighted their shortcomings. It has shown
that the lossless droop resistance of the unregulated isolation stage presented in
Chapters 5, 6 and 7 allows the stability problem to be solved very simply and
effectively, without penalty.
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Chapter 9
An Assessment of the Work
9.1 Merits of the Work
The work described in this thesis has been valuable in many respects. One of the
aims we set for ourselves was to analyze as accurately 8.8 possible, the switching
losses in bridge converters. We did this in Chapters 2 and 3, where the losses in
full-bridges controlled both conventionally and by phase-shifted PWM were q.uan-
tified. Recognizing the fact that the 1U8umption frequently used in power desig.ll
that the parasitic elements of power semiconductor elements are linear does not al-
ways give sufficiently accurate results, we used energy balance methods to calculate
the energy losses with the nonlinearity taken into account. We did both the linear
and nonlinear analyses, thereby highlighting the strength and weaknesses of each
method. The linear analysis is not very accurate but it gives results that are easy to
visualize because the voltage and current waveforms are familiar analyt.ic functions
The waveforms resulting from the nonlinear analysis are not easy to vis\l8.lize, or
even to write analytically, although this difficulty can be overcome by' recognizing
that they approximate those from the linear analysis. But this a.nalysis gives more
precise numerical answers for the energies and charges in the various elements of the
bridge.
A detailed analysis of the Bwitching behavior of the full-bridge operated both
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by conventional PWM and by phase-shifted PWM enabled us to gain a better un-
derstanding of the advantages and disadvantages of the two gate drive methods.
Thus, we saw that phase-shifted PWM removes almost all of the switching losses in
bridges controlled by conventional PWM, but at the expense of increased primary
side conduction losses, especially in systems where the duty ratio varies over a wide
range. Therefore, phase-shifted PWM is advantageous only if careful design choices
are made as to the values of the parasitic circuit elements.
We presented a prototype phase..shifted bridge, accomplishing two important
aims. We showed that our theoretical analysis of the behavior of 8. phase-shifted
bridge was valid. We also showed, by successfully applying voltage-mode control to
the prototype, that the normal methods of regulating the full-bridge running under
conventional PWM are applicable to phase-shifted bridges. We developed a reliable
method of generating phase-shifted PWM.
The knowledge we obtained in analyzing, designing and testing the phase-shifted
bridge was very valuable in suggesting that we could optimize the performance of
our front-end converter by splitting it into two parts. We ueed a two-stage topology
consisting of a preregulator and a safety-isolated stage, and produced a converter
with several desirable features. The preregulator, described in a related thesis[17],
features power factor correction, a very important feature given the increasing com-
plexity and power demands of modern loads. It produces a constant output voltage
higher than the high line input voltage. This is an important feature, since the func-
tion of voltage regulation is done at a high voltage, where the related conduction
losses are less severe.
Our analysis showed that having constant input and output voltages in the
isolation stage would allow us to use an unregulated half-bridge topology witIlout an
output inductor for it. The isolation stage could run at unity duty ratio, eliminating
the high conduction losses of phase-shifted PWM at low duty ratio, while at the same
time avoiding all the switching losses that phase-shifted PWM avoided. It would
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remove the overshoot of the offstate rectifier voltage, allowing the use of a half-bridge
rectifier, and reducing the output conduction losses greatly. We were able to verify
all these advantages of the isolation stage by designing and testing two prototypes,
one with synchronous rectifiers, the other with diode rectifiers. We verified that
the control of the magnetizing current of the transformer to avoid core saturation,
potentially a difficult task in this topology, could be done successfully with careful
layout of the circuit and the use of high tolerance components.
We saw that the unregulated isolation stage has a droop characteristic which
can be used to losslessly damp the resonances of the filters on the distribution bus
and thus avoid instability. The droop characteristic could easily be arranged to be
big enough to supply all the damping required.
We believe that our two-stage front-end converter design deserves consideration
as an alternative to conventional systems.
9.2 Future Work
For the phase-shift.ed bridge, the main area of future work is to improve the efficiency.
The remaining loss mechanisms, due to conduction, the MOSFET gate drives, and
the rectifier capacitor ring, can be reduced further. One loss mechanism which
becomes very significant &s the Mz frequency region of operation is approached is
the gate-drive power loss. Here research needs to be done to develop IOBslesB gate
drives which recover the gate-drive energy. If lossless gate drives could be used, they
would immediately make the use of synchronous output. rect.ifiers very at.t.ractive.
At present the use of synchronous rectifiers to reduce concluction losses is hindered
by the gate drive power they require, which, as the the switching frequency and
the number of devices paralleled increase, soon dominates the conduction losses to
increase the total losses.
An important loss mechanism in the output sections of bridges with a variable
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duty ratio is the dissipation in the clamp used to limit the offastate voltage of the
output rectifiers. In the clamp that was described, in Section 3.5.7, some of the
energy that might have otherwise been lost was recovered. Clamps that are lossless
can be developed, such as the two described in [11] and [27].
If a. lossless clamp can be used in a variable duty-ratio bridge to restrict the off-
state output rectifier voltage to the same value as the reflected primary voltage, then
a power transformer with a center-tapped secondary and only half the number of
rectifiers can be used, greatly reducing the conduction losses in the output rectifiers.
This would have a great impact on efficiency, because the conduction losses in the
output rectifiers constitute about half the totalloBses.
Also, a thorough theoretical analysis, augmented by simulations and experimen-
tal results should be done to investigate the stability of typical filter networks with
arbitrary element values. More work needs to be done to assess the stability of the
distributed power supply system with the two-sta.ge front-end converter.
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Appendix A
,Switchillg With Nonlinear
Capacitors
A.I Nonlinear Parasitic Capacitors
The parasitic capacitors of semiconductor devices like MOSFETs and dio,des are
nonlinear. In their calculations, most power engineers U8ua.Ily approximate these
parasitic capacitors as linear. While this approach leads to ease of calculation, very
inaccurate results can be obtained if the approximations are not done skillfully. For
this reason, it is desirable to have some facility with the exact calculations. The
purpose of this Appendix is to teach the analysis methods to do this.
Many problems of interest in power electronic8 involve resonance between induc-
tors and capacitors, the charge and discharge of these elements, and the changes in
the energies in these elements as the state in the circuits in which they are evolve with
time. When the capacitors involved are linear, the usual well.. understood techniques
are available to solve for the quantities of interest. In particular, the waveforms in
such circuits are simple curves such as stra.ight lines, exponentials and damped si-
nusoids. Exact solutions are genera.Ily obtainable even by hand. On the other hand,
when the capacitors are nonlinear, the exact shape of the waveforms becomes diffi-
cult to express analytically. Fortunately, the nonlinearity of the parasitic capacitors
of semiconductor devices is of a simple nature, so that the approximate behavior of
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the waveforms remains the same; the changes are in quantities such as the ampli-
tude, the period time, the energy stored in the elements and dissipated in resistors,
etc.
A.2 Charge and Energy in a Nonlinear
Capacitor
The nonlinearity of the parasitic MOSFET and diode capacitors is of the form
C = Co rv: (A.I)V;;;
where Co is the value of the capacitor when the voltage acrOS8 it is ~.
The charge stored in this capacitor when it is charged to the voltage It:: is
Qc = LVe (:~) dvc = LVe Cdvc
_ rVe Co rv: dvcJo V;;;
(A.2)
JI It:: = v;" then
(A.3)
Thus there is twice as much charge in the nonlinear capacitor as there would be in
a linear capacitor of value Go charged to the same voltage yo.
The energy stored in the capacitor at the voltage l~ is
Ec = it vcic dt' = ltvcdQ
(A.4)
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Figure A.I: Charging of a nonlinear capacitor through a resistor and its ring with
an inductor
If ~ = ~,then
(A.5)
Thus there is (4/3) times as much energy stored in the nonlinear capacitor as there
would be in a line&.r capacitor of value Co charged to the same voltage ~.
A.3 Energy Lost In Charging a Nonlinear
Capacitor Through a Resistor
When the capacitor is discharged from ~ to 0 through a resistor, pJl the energy
given by (A.4) is dissipated in the resistor. If the capacitor is charged froln 0 to
~ =~ through a resistor, as shown in Fig. A.la, the energy lost can be found by
subtracting the energy (A.4) stored in the charged capacitor from that delivered by
the source. The energy delivered by the source is
AE. - 100 ~isdt
= v;. 1000 is dt
= ~~Qc = ~ { 2Co~yV;} (A.6)
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If ~ = ~ = ~, then
AE, = 2Co~2 (A.7)
The integral of the source current is simply the charge t.hat flows into the capacitor
from the source. Therefore the exact shape of the current or the value of the resistor
are not needed to compute the energy provided by the source.
An energy balance equation between the the'start and the end of the charging
process gives the energy lost in the resistor:
LlE, = flEe +AE,.
Therefore the energy lost in the resistor is
If ~ = ~, the energy dissipated is
(A.B)
(A.9)
(A.I0)
(A.II)
which is (8/3) times that dissipated in charging a linear capacitor of value Co through
the same voltage ~.
A.4 L-C Oscillations With Nonlinear Capacitors
The oscillation of the nonlinear capacitor with a linear inductor can be understood
qualitatively by noting that the value of the capacitor is inversely proportional to
the voltage across it. Therefore, the frequency of the oscillation will be low wllell
Vc is low, and will increase as the voltage rises.
The amplitude of the capacitor voltage when it rings with an inductor according
to the circuit of Fig A.lb is found as follows. When Vc is at its peak ~, the inductor
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current is is zero. Therefore at this point all the energy supplied by the source is
in the capacitor. Assumin,g that the initial conditions a.re Vc = O~ is = 0, and using
(A.6) for the energy 8E. supplied by the source, (A.2 for the energy ~Ec stored
in the capacitor, an energy balance equation between the beginning and the end of
the rillS gives
(A.12)
(A.13)
where aE, is the energy in the illductor. Simplifying this expression gives the
amplitude of the ring as
(A.14)
In contrast, for 8, linear cape,citor, ~ = 2~.
A.5 General Method for Solving Circuits With
Nonlinear Capacitors
'The last two sections have exemplified the nlethod by which to attack problems in-
volving nonlinear capacitors. First, a feel for the waveforms is obtained by approx-
imating the capacitors as linear. Then the energy balance method, whicll equates
the energy delivered by the source or sources to the energy consumed by the sinks,
is used to determine exact energies in the various elements, the exact power dissi-
pated, and the exact amplitudes of the various waveforms. Examples of the use of
this analysis method will be found in the nonlinear analyses of Chapters 2 and 3.
A.6 Partial Discharge of a Linear Capacitor
This method also applies to circuits in which all the elements are linear. One impor-
tant C=1Se is the calculation of the energy lost when a linear capacitor is discharged
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Figure A.2: Partial discharge of a linear capacitor through a resistor.
partially through a resistor, as shown in Fig. A.2. The energy balance equation is
(A.15)
where, from (A.6),
(A.16)
and
(A.17)
so that
(A.IS)
(A.19)
In particula.r, if ~ = 1Ic/2, so that the capacitor is discharged to Italf the original
voltage, the energy lost is
/lE =!C (1Ic)2
r 2 2
170
(A.20)
Appendix B
Switching Loss Calculation for
Continuous Mode Boost
Converter
B.l Conduction Losses
A boost converter is shown in Fig. B.la. The equations describing the losses
in this converter are given below. The output inductor current is assumed to be
constant, and the parasitic diode and MOSFET capacitors are assumed to have a
square root nonlinearity. The effect of parasitic inductances is neglected.
Neglecting the ripple in the current due to the inductor, and reverse recov'ery
effects in the diode, the MOSFET and diode currents are as shown in Fig. B.lb and
c. The conduction losses in the two devices are
B.2
PQ - IQ,rm,IL = IiDRd,
Pn = VII/,ave = V/ILD'
MOSFET Switching Losses
(B.l)
(B.2)
There are no capacitive losses when Ql turns off, because the load current lossless
charges Cd, and discharges Cd. While Ql is off, its parasitic drain-source capacitor
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Figure B.I: Boost converter with circuit waveforms. (a) O. (b) MOSFET drain
current (c) Diode current. (d) MOSFET turn-on drain current and drain-source
voltage.
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Cd, is charged to the output voltage v;.. When Ql turns on, the energy stored in
Cd, is dissipated in its channel. The power lost is
(B.3)
where Cd,o is the value of Ode when it is charged to ~ (see Appendix A), and
f. = liT is the switching frequency. Simplified drain-source voltage and drain
current waveforms at MOSFET turn on are shown in Fig. B.ld. The load-depelldent
losses are therefore
~IL
Pia = -2-tonf•
where ton is the turn-on time for the MOSFET.
(B.4)
The gate drive power consumed by the gate of the MOSFET was quantified in
Section 2.5.1.
B.3 Diode Switching Losses
As already noted in the previous section, the diode capacitor Cd is discharged loss-
lessly when D1 goes on. When Qt goes on, however, Cd is cha.rged dissipatively
through the channel of the MOSFET. The energy lost (see Appendix A) is
(B.5)
where Cdo is the value of Cd when it is charged to VOl
In addition, the diode will experience reverse recovery losses at. turn off. This
applies also to high voltage Schottkys (> 60 V).
(B.6)
where I r ,. is the reverse recovery current and trr is the reverse recovery time.
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Appendix C
Proximity Loss Calculations for
Power TransforlDer
e.l General Solution for Proximity Losses
The transformers used in the converters described in this thesis use foil windings,
because of its excellent packing factor, and the fact that the current distribution
in them is, to a first approximation, independent of the width of the foil, so the
conduction losses can in theory be made arbitrarily small by increasing the width
of the windings. This is not the case with round wire. Because of the so--called
proximity effect, the current in any layer of the winding induces fields in adjacent
conductors that oppose the penetration of the current into the conductor. As a result
the current Hows on the inside of each winding layer and the effective ac resistance,
and so the losses in the transformers, are increased. The purpose of this appendix
is to present the method used to compute the proximity losses. The treatment of
the issue that follows is after [29] and [30]. 'fhe Maxwell equations relevant to the
problem are
OBi
at
v x HI" J" + aD i
- 1 ot
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(C.l)
(0.2)
If the current density J i is assumed to be
(0.3)
and if displacement currents are ignored, and if the sinusoidal steady-state is con-
sidered, then the solution of (0.1) and (0.2) gives the Helmholtz equation:
(0.4)
If the curvature of the layer of the coil being considered is negligible, this equation
can be solved in rectangular coordinates. For a coil driven by a complex current
or voltage with a fundamental frequency w, the power Pn , in W 1m2 , dissipated per
unit area in the n'th layer of a coil is
[/2
Pn = 2;6 [(2n2 - 2n + l)Fl(.~n) - 4n(n - 1)F2(8n)] (C.5)
where
sinh 2~ +sin 2z
F1 (:I:) - cosh 2:1: - cos 2:1: (0.6)
and
sinh ~ cos ~ + cosh :c sin ~
cosh 2:c - cos 2:c (0.7)
n=1,2,3,...
I~ = [nib = peak current per unit width in the layer at the frequency w in Aim,
b = conductor width
a = r / 6= effective normalized conductor thickness
u = conductivity of the conductor,
T=conductor thickness
6 = V2/wpu = skin depth at the frequency w of the current,
It = permeability of the conductor.
The total power dissipated per unit area when the current is non-sinusoidal is
determined by applying (0.5) to each Fourier component of the current, Bumming
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up the reaults and multiplying by the total coil area.
N M
Pt = L L Pnlelb
n=lle=l
(0.8)
where I is the mean length of one turn of the coil, and M is the total number of
harmonics considered. These equations are easy to solve numerically.
C.2 Optimum Winding Thickness for a Sinusoidal
Current
To gain some insight into the behavior of the proximity losses in a transformer,
it is instructive to first consider the case of a solenoidal coil having N layers of
turns driven under sinusoidal excitation. The cross-section of such a coil is shown in
Fig. O.la, together with its mmf distribution in part b of the figure. A simulation
of (0.5), (0.6), (0.7) and (0.8) for the fundamental frequency gives the proximity
losses &s a function of the effective normalized conductor thickness l:1 as shown
in Fig. 0.1. The losses are shown for N = 1 (no proximity loss), N = 6 and
N = 12. This figure shows that as the number of layers of the coil increases,
the optimum conductor thickness (giving minimum loss) decreases. In reality, the
optimum thickness of the layers for a multilayer coil is a function of each particular
layer. There are no proximity losses in the outer layer so it can be made as thick as
desired. The optimum thickness decreases for the inner layers of the coil. It is not
practical to make each layer a different thickness, so we optimize the losses for one
conductor thickness. According to [29], the losses in a coil where the thicknesses of
the layers are optimized separately are 88% of those where there is one optimized
layer thickness.
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Figure 0.1: Solenoidal coil and its proximity losses for sinusoidal excitation. (a)
Coil geometry. (b) mmf distribution. (c) Proximity losses for different N.
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0.3 Optimum Winding Thickness for Complex
Current Waveforms
Approximate primary and secondary current waveforms in the center-tapped
transformer in the converter under consideration are shown in Fig. C.2b. These
currents are for the case when the switching frequency of the converter is !ugh
enough that the leakage inductance current ramps during a half-cycle. The de value
of each secondary current is equal to the average load current. If the de component
i8 removed, the ac current in the two secondaries always flows in the same direction
relative to the dots, as shown by Figs. C.2c and e. TIle de conduction losses in the
transformer are computed separately from the ac losses.
Different transformer winding configurations lead to different mmf distributions
and, because the proximity losses are proportional to the square of the magnetic
field intensity, to different proximity losses. To minimize the secon,lary-to-secondary
leakage inductance, the layers of the two secondary windings are alternated. The
primary can be wound next to the interleaved secondaries, or can be interleaved
wit.h them. Figure C.2c shows a transformer with non-interlea.ved primary winding
and interleaved secondaries. The mmf diagram is shown in part d of the figure.
Figure C.2e shows the same transformer with the primary split into two halves,
allowing the secondaries to be interleaved with it. The peak magnetic field intensity
is now half what it was in the transformer with the non-interleaved primary, leading
us to expect the losses to be less.
From the mmf diagrams, the proximity losses in the transformer with the non-
interleaved primary (Fig C.2c) are the same the sum of the losses in two coils, one
with with Np turns and a current i p and the other with 2N, turns and the current
i.). The proximity losses in the transformer with the interleaved primary (Fig. C.2e)
are twice the sum of the losses in two coils, one with Np /2 turns and current i p ,
and the other with N. turns and c,urrent i,.
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Figure C.2: Comparison of copper losses in interleaved and noninterleaved trans-
formers. (a) Transformer with center-tapped secondary (b) Its current waveforms.
(c) A transformer with interleaved secondaries and a non-interleaved primary. (d)
The associated magnetic field intensity in the windings. (e) A transformer with a
primary interleaved with interleaved secondaries. (f) The associated magnetic field
intensity.
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The cosine and sine Fourier coefficients for the secondary current shown In
Fig C.2b are respectively
2(IL - I,) (( _l)n - 1)
n21r2
III - (2IL - 1.)(-1)"
(0.9)
(0.10)
where I L is the average load current, and I, is the value at which the current starts
its ramp, i.e., the value at the start oi each half.-cycle. The Fourier coefficients for
the primary current are
4(ILP -- Ip ) (( -l)n - 1)
n27r 2
(C.11)
(C.12)
where ILP is the primary reflected value of the load current, and I p is the primary
reflected value of I,. For simplicity in computillg the Fourier coefficients, the rise
and fall times of the wa.veforms are assumed to be zero. The magnitude of the
current component at each frequency is
(0.13)
The dc conduction losses in the transformer are given by
(0.14)
where R, is the de resistance of the secondary winding.
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